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Abstract
Pulse width modulation (PWM) converters that consist of two or more interleaved boost/buck
converter modules are used widely in industry. Soft-switching approaches for these converters
can either be zero-voltage switching (ZVS) if implemented with MOSFETs or zero-current
switching (ZCS) if implemented with IGBTs. The main idea of this thesis is to implement ZCS
for IGBT turn-on and turn-off. Most converters use an auxiliary circuit that is activated
whenever a main converter switch is about to be turned off, gradually diverting current away
from the switch so that it can turn off with ZCS.
ZCS-PWM converters that use an auxiliary circuit to help the main converter switch turn-off
with ZCS are generally less efficient than hard-switching converters at light loads. The main
reason for this is that the auxiliary circuit losses dominate when the converter is operating
under these conditions. Auxiliary circuit losses include the turning on and off of the auxiliary
switch and additional conduction losses. ZCS-PWM converters achieve their improved
efficiency over hard-switching converters at heavier loads when the switching losses of the
main switch are eliminated. These switching losses - especially the IGBT current tail losses are greater than the auxiliary circuit losses.
Ideally, the auxiliary circuit used to achieve ZCS operation in a ZCS-PWM converter should
be activated only when the converter is operating with heavier loads and not used when the
converter is operating with lighter loads. The proposed converters operate in such a manner
and would ensure the optimal efficiency profile over the entire load range. Also, they operate
for a short period of time which leads to reduction of the conduction losses and the ability to
operate with higher power.
The operation of novel interleaved ZCS-PWM boost, buck, and multiport converters that can
be used in industrial applications is discussed. Afterwards, based on a mathematical analysis
of the proposed converters under steady-stage conditions, a procedure for the proper design of
each converter is presented and is then used to design a proof-of-concept prototype. The
feasibility of the converters proposed in this thesis is confirmed by computer simulation and
by experimental results obtained from a proof-of-concept prototype. Finally, after a summary
i

of the contents of this thesis, the conclusions and the contributions of this thesis are stated and
suggestions for future work are made.

Keywords
Switch mode power supplies, ZCS PWM converters, Interleaved boost, buck, and multiport
converters, soft switching,

Summary for Lay Audience
Power electronics is the field of electrical engineering related to the conversion of power from
an input source to that required by an output load, using semiconductor devices and passive
energy storage elements such as capacitors and inductors, and controllers. The input source
can be renewable energy sources such as solar panels, wind turbines, fuel cell, batteries, or
conventional technologies such as natural/diesel generators. The load can be a small cell phone,
laptop, or large industrial loads such as motors, pumps, and batteries. The source voltage can
be AC or DC with different voltage levels and the loads can be AC or DC as well so that power
converters can be AC-AC, AC-DC, DC-AC, and DC-DC converters.
In order to shrink the size of the converters, they need to operate at high switching frequency
to reduce the size of the passive energy storage elements. The semiconductor devices of a
converter need to be turned on and off tens of thousand times per second, which results in high
switching losses due to non-idealities. The main focus of this thesis is implementing zerocurrent-switching (ZCS) in multi-module converters with IGBT devices in a way that reduces
cost and improves efficiency.
In this thesis, ZCS converters for various industrial applications such as for AC-DC power
converters and power conversion in solar and wind energy based systems are proposed. Their
steady-stage operation is analyzed mathematically and based on the analytical results, a design
procedure is established for each converter. This procedure is then used to design a proof-ofconcept experimental prototype for each proposed converter by selecting values for key
components. Experimental results obtained from the proof-of-concept prototype confirm the
feasibility of the proposed converters.
ii
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Introduction

1.1 General Introduction
The field of power electronics is concerned with the conversion of power from an input
source to meet the requirements of an output load. This is done using semiconductor
devices, passive energy storage elements such as capacitors and inductors, and controllers
that generate gating signals to turn any active semiconductors on and off appropriately.
Active semiconductors are operated as on/off switches as opposed to being partially on, as
is the case with many conventional electronic circuits. The power source can be a DC
source, such as solar cells, batteries, and fuel cells, or an AC source, such as a utility outlet,
electric generator, or wind turbine. The power source will be either single-phase or threephase depending on the application and frequency (frequency depends on the geographical
region). For example, in North America the frequency is 60 Hz whereas Europe and many
Asian countries use 50 Hz. The load can be AC or DC, with or without isolation, and singlephase or three-phase. In general, power electronics converters can be classified as being
DC to DC, DC to AC, AC to DC, or AC to AC.
The following sections of this chapter will discuss the technical background of this thesis
and present a literature review of its main topic.

1.2 Semiconductor Devices
Semiconductor devices, such as transistors and diodes, are an important part of any power
electronic converter. They can be classified into uncontrollable and controllable devices,
as shown in Fig. 1.1. A diode is an uncontrollable semiconductor device that is turned on
and conducts current when it is forward biased and is turned off when it is reverse biased.
Bipolar Junction Transistors (BJTs), Metal Oxide Semiconductor Field Effect Transistors
(MOSFETs) and Insulated Gate Bipolar Transistors (IGBTs) are the most common
controllable semiconductors.
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Fig. 1.1. Different types of semiconductor devices
IGBTs and MOSFETs are the devices of choice for high switching frequency power
converters. Diodes, MOSFETs, and IGBTs are explained in more detail in the following
subsections.

1.2.1

Diodes

Figure 1.2 shows a diode and its current and voltage characteristics. A diode consists of an
anode and a cathode, and current id flows through the device in a positive direction when
the diode is forward biased, as shown in Fig. 1.2.a. When the voltage across the diode, Vd,
is negative, however, it is reverse-biased, and does not conduct current. A diode is,
therefore, a unidirectional current device as current can flow only in one direction, from
the anode to the cathode. Fig. 1.2.b and Fig. 1.2c show representations of the actual and
ideal characteristics of a diode, respectively.
As can be seen from Fig. 1.2.c, an ideal diode does not conduct any negative current;
however, as shown in Fig. 1.3, when the current through the diode falls to zero, it becomes
negative for a short amount of time then reaches zero eventually. This negative current is
called reverse recovery current, and its duration is defined as trr, which is equal to the time
that the current takes to reach negative and return to zero.

3

Anode

id

i

id

on

+

off

Vd
_

Vd

V

Cathod

(a)

(b)

(c)

Fig. 1.2. (a) Symbol of a diode; (b) actual i-v characteristic; (c) idealized i-v
characteristic

From Fig. 1.3, it is clear that voltage and current overlap, and therefore the reverse recovery
current causes power losses in the diode during trr. The other drawback of reverse recovery
in a power electronic circuit is electromagnetic interference (EMI), which is caused by very
high frequency harmonic reverse-recovery frequency components that are propagated and
that can affect the operation of the converter itself and of sensitive electrical equipment
close-by. Increasing switching frequency decreases the size of passive energy storage
elements and increases reverse-recovery losses, thus, power electronic engineers use fast
recovery diodes that have a short trr.

on state

Vca

id

off state

trr
Fig. 1.3. Reverse recovery current of a diode

t
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1.2.2

MOSFETs

The metal oxide field effect transistor (MOSFET) is one of the most common types of
power semiconductor devices that are used as switches in power converters. MOSFETs
have three terminals: gate (G), source (S) and drain (D), as shown in Fig. 1.4. MOSFETs
are the best choice for lower power, high switching frequency applications (> 100 kHz) for
several reasons. First, their switching speed is fast; second, their on-state losses are low
when operating with low drain-source voltage; third, just a small voltage is needed to
initiate the on/off transition of the forward current (iDS) in MOSFETs because of its high
impedance gate. Although MOSFETs are controllable semiconductor devices with the
ability to block positive drain-source voltage (VDS), they cannot block negative VDS
because they have an intrinsic anti-parallel diode. The voltage between the gate and source
(VGS) should be approximately greater than 4 V to conduct current. This voltage is called
the threshold voltage, and MOSFETs are considered open circuits for voltages less than
this value. By maintaining the gate voltage at a higher value (close to 10 V), MOSFETs
can conduct drain current (iD) and are considered to be on. During an on-state, a real
MOSFET has a small resistance between the drain and source (RDS(on)) that leads to
conduction losses in the device. This conduction loss is one of the main reasons why
MOSFETs are not the best choice for high power applications.
Drain

Gate
Source

Fig. 1.4. Circuit symbol of an N-Channel power MOSFET

1.2.3

IGBTs

The insulated gate bipolar transistor (IGBT) is a combination of a MOSFET and a BJT. Its
on-state is similar to that of a BJT, whereas its gate is like that of a MOSFET. This device
consists of three terminals: a gate (G), an emitter (E) and a collector (C). In Fig. 1.5, a
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circuit symbol of an IGBT is shown. Unlike a MOSFET, an IGBT may or may not have an
anti-parallel body diode.
Conduction losses in MOSFETs increase as the amount of current iD increases, whereas
those in BJTs are fixed; thus, for higher power applications, BJTs have lower conduction
losses than MOSFETs. BJTs are slower than MOSFETs, however, because they require
continuous base current to operate, and since IGBTs share some characteristics with BJTs,
they are also slower than MOSFETs. IGBTs turn off more slowly than MOSFETs because
they have a current tail due to being minority carrier devices. This means that electrons
must be removed from these devices before they are turned off, causing a significant
overlap of voltage and current during this switching transition. Switching losses of IGBTs
are higher than those of MOSFETs, but IGBTs are preferred over MOSFETs for higher
power, lower switching frequency applications (< 100 kHz).
Collector

Gate

Emitter

Fig. 1.5. Circuit symbol of an IGBT with an anti- parallel diode

1.3 Reasons for High Switching Frequency Operation
The main energy storage components in converters include capacitors, inductors, and
transformers. Usually, the size and weight of a converter depends on its energy storage
components, which are necessary for storing and transferring energy. The size of the energy
storage elements can be decreased by increasing the switching frequency of the converter.
Smaller capacitors and inductors can store enough voltage and current, respectively, for a
short amount of time, which leads to a lighter and smaller converter. As a result, one of the

6

advantages of increasing the switching frequency is reducing the overall size and weight
of the converter.
In ideal switches, there is no overlap between current and voltage during turn-on and turnoff switching transitions, thus there is no power loss. In real switches, current and voltage
overlap, as shown in Fig. 1.6, which leads to power losses. In Fig. 1.6, Isw and Vsw are
defined as being the current through and the voltage across the switch respectively. It can
be seen from Fig. 1.6 that in an actual switch, current and voltage overlap during the
switching transition from on to off and vice versa. As power losses due to switching
transitions are related to the multiplication of current and voltage, increasing the switching
frequency increases switching losses as well.

Vsw

isw

i sw
Poff

Pon

t
Turn-off losses

Turn-on losses

Fig. 1.6. Typical actual switch voltage and current waveforms

The dominant switching losses for a MOSFET occur while turning the switch on because
its internal drain-source capacitance stores energy, which is dissipated in the device when
it is turned on; therefore, there is an overlap between current and voltage until the capacitor
is discharged completely. The main switching losses for an IGBT, however, occur while
turning the switch off because it has a current tail, as shown in Fig. 1.7; thus, when the
device is turned off, the current tail and the voltage overlap until the current tail goes to
zero.
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1.4 Soft Switching Techniques
Methods must be found to reduce losses when operating a converter with high switching
frequency so that the size of power converters can be reduced without a significant drop in
power conversion efficiency. This can be done by using soft-switching techniques that
make switching transitions more gradual, or “soft”. This is opposed to turning switches on
and off suddenly, which is referred to as hard-switching in the power electronics literature.
With these soft-switching techniques, either the voltage across or the current through a
switch is zero during a switching transition. Since there is no overlap between the voltage
across and the current through the switch, switching losses can be almost eliminated and
EMI can be reduced significantly.
Soft switching techniques can be categorized into two main types: zero current switching
(ZVS) and zero current switching (ZCS) methods. The ZVS principle of operation is based
on forcing the voltage to zero just before turning the switch on or off and keeping it zero
during the switching transition time. In industry, all MOSFETs and many kinds of IGBTs
have an anti-parallel diode in their body that allows them to conduct current in the reverse
direction. By having anti-parallel diodes, MOSFETs conduct current from the source to the
drain and IGBTs from the emitter to the collector. MOSFETs and IGBTs with anti-parallel
diodes can be turned on with ZVS by forcing current through the body diode just before
the switch is turned on, maintaining the voltage across the switch at nearly zero during the
switching transition. Also, when turning the switch off with ZVS, the rate of voltage rising
across the switch should be decreased to restrict the overlap between voltage and current
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during the switching transition time. This can be done by adding a capacitor in parallel
with the switch, or by simply taking advantage of the internal drain-source capacitance of
the device if it is a MOSFET and the switch current is low, as shown in Fig. 1.8.
On the other hand, ZCS can be achieved by forcing the current through the switch to zero
just before the switch is turned on or off and maintaining it at zero during the switching
transition. When turning a switch off with ZCS, current should be diverted from the switch
just before the switching transition. The most common way to do this is to impose a
negative voltage across the switch or in the current path of the switch. Also, when turning
the switch on with ZCS, the rate of current rise through the switch should be reduced to
limit the overlap between voltage and the current of the switch during the switching
transition.

CDS

Fig. 1.8. Applying ZVS for MOSFET

On the other hand, because IGBTs have a tail current, they are used in high current and
lower switching frequency applications as opposed to MOSFETs. Usually, the softswitching technique that is used for IGBTs is ZCS (Fig. 1.9). It is worth noting that the
most important switching losses for MOSFETs and IGBTs that should be eliminated are
turn-on and turn-off losses, respectively. In this thesis, soft switching methods for IGBTs
that use ZCS will be presented.
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Fig. 1.9. Applying ZCS for IGBT

1.5 The Interleaved Converter Topology in DCM Mode
AC-DC converters are typically implemented with some sort of power factor correction
(PFC) that shapes their input current so that it is sinusoidal and in phase with the input AC
voltage. The most popular topology used in AC-DC converters with PFC is the AC-DC
boost converter shown in Fig. 1.10.a, which can be operated in continuous current mode
(CCM) with a continuous input current or in discontinuous current mode (DCM) with a
discontinuous input current (current drops to zero before the end of a switching cycle).
CCM operation results in less input current ripple than DCM operation, but is more difficult
to implement. The output voltage is dependent on the ratio of the time that the switch is
conducting over the time of the switching cycle, which is the inverse of the switching
1

frequency, TS = 𝑓 . This ratio is called the duty cycle (D) and is defined as follows:
𝑠

𝐷=

𝑇𝑜𝑛
𝑇𝑆

(1-1)

Converters that can be controlled by varying their duty cycle are called pulse-width
modulated (PWM) converters.
Interleaving techniques are often used in AC-DC converters to reduce the input current
ripple of AC-DC boost converters operating with DCM. These techniques involve
paralleling at least two DCM operated converters so that current is shared evenly among
the converters. Fig. 1.10.b shows an interleaved boost converter that is formed by
paralleling two AC-DC boost converter modules.
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(a)

(b)
Fig. 1.10. Topology of a basic AC-DC converter (a) boost (b) interleaved boost
As shown in Fig. 1.10.b, a boost interleaved converter consists of two switches (S1 and S2),
which are IGBTs in this thesis. These switches need a periodic pulse or gating signal that
should be applied between their gate and emitter terminals to turn them on and off
periodically. Additional converter components include two inductors (L1, L2) and two
diodes (D1, D2) that are connected to a common filter capacitor (CO). Each inductor carries
half the current of an inductor in a conventional boost converter. If the switches are made
to operate 180° out of phase, the ripple currents of the inductors overlap in a way that
decreases the ripple of the overall input current, which results in less input filtering being
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needed. Although there are multiple input inductors, their overall size can be less than the
size of a single input inductor in a standard single-module AC-DC boost converter. The
effective switching frequency is doubled as well, so that the peak-to-peak variation in the
output capacitor current is also reduced, which allows a smaller filter capacitor to be used
in comparison with that in a single boost converter with the same output voltage ripple.
With smaller inductors and capacitor, the price and size of the inductors and capacitor can
be decreased significantly. There is also less current stress on the converter components as
they handle a fraction of the overall current.
Operating an interleaved boost converter in DCM also allows switches to be turned on with
ZCS since there is no current flowing in the circuit at the start of a switching cycle. Reverserecovery losses of the diodes are eliminated as their current falls to zero before the end of
a switching cycle, and smaller inductances can also be used. Switches still have turn-off
losses, however, and these should be reduced by using a soft-switching method. Inductor
current waveforms are shown in Fig. 1.11.a for a DCM switching pattern for D ≥ 0.5, and
Fig. 1.11.b for D < 0.5.
As can be seen from Fig. 1.11, inductor current ripple is reduced by using interleaving.
Since an AC input source is comparable to a DC input source during a very short switching
cycle, different equations such as voltage gain can be derived by assuming the input source
is DC. In the following equations, DT and D1T are defined as the switching on-time and
the time period in which the phase current becomes zero after DT, respectively:

𝑑𝑖𝐿1,2
=
𝑑𝑡

𝑑𝑖𝐿1,2
=
𝑑𝑡

𝑉𝑖𝑛
𝐿1,2

(rising slope)

𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡
−𝐷 𝑉𝑖𝑛
=
𝐿1,2
𝐿1,2 𝐷1

(falling slope)

The voltage gain of the interleaved boost converter is obtained as follows:

(1-2)

(1-3)
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𝑉𝑜𝑢𝑡
𝐷 + 𝐷1
=
𝑉𝑖𝑛
𝐷1

(1-4)

As discussed before, half of the input current flows from each boost converter. Thus, the
average diode current can be expressed as:

𝐼𝐷1,2 =

1 𝑉𝑖𝑛 𝐷𝑇
1 𝑉𝑜𝑢𝑡
(
) 𝐷1 =
2 𝐿1,2
2 𝑅

(1-5)

Rearranging this equation results in:
𝑉𝑜𝑢𝑡 𝐿
)
𝐷1 = (
𝑉𝑖𝑛 𝑅𝐷𝑇

(1-6)

Substituting equ. (1-6) into equ. (1-4) results in:

𝑉𝑜𝑢𝑡 2
𝑉𝑜𝑢𝑡
𝐷2 𝑅𝑇
(
) −(
)−
=0
𝑉𝑖𝑛
𝑉𝑖𝑛
𝐿1,2

(1-7)

ZCS can be performed in interleaved converters by using additional circuitry that is not a
part of the main power circuit. For such converters, which are often referred to as resonanttransition converters in the literature, the auxiliary switch operates only for a small portion
of the switching cycle. Before turning each main switch off, the auxiliary switch is turned
on which makes a capacitor in the auxiliary circuit undergo resonance with the auxiliary
inductors. By resonating this capacitor, a negative voltage is imposed across the auxiliary
inductor-switch, so the currents of the main switches are forced to be reduced to zero before
the pulses at the gates of the main switches are removed; therefore, the main switches can
be turned off with ZCS. In the next section, several ZCS methods that have been presented
in the literature are reviewed.
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Fig. 1.11. Inductor current waveforms according to the switching pattern in the DCM

14

1.6 Literature Review
PWM converters that consist of two or more interleaved boost/buck converter modules are
used widely in industry [1-13]. As discussed previously, soft-switching approaches for
these converters can either be zero-voltage switching (ZVS) if implemented with
MOSFETs or zero-current switching (ZCS) if implemented with IGBTs. The main idea of
this thesis is to implement ZCS for IGBT turn-on and turn-off transitions. Most converters
use an auxiliary circuit that is activated whenever a main converter switch is about to be
turned off, gradually diverting current away from the switch so that it can be turned off
with ZCS.
ZCS methods in boost or buck converters have at least one of the following drawbacks [1451]:
a) Each module of a boost/buck converter must have its own auxiliary circuit to help
its main switch turn off with ZCS, instead of using just one active auxiliary circuit
for both main switches. This adds cost to the overall converter.
b) Auxiliary circuit components must be placed in the main part of the converter. With
more components in the main path of the current, conduction losses are increased,
and the auxiliary circuit components need to have higher current ratings.
c) The auxiliary circuit injects current into the main switches, which increases peak
and RMS current stresses, as is typical of resonant-type auxiliary circuits. This
creates a need for a higher rated device for the main switch and increases
conduction losses that can offset any gain in efficiency caused by the reduction of
switching losses.
d) The auxiliary switch does not operate with ZCS but operates with hard switching
instead.
e) Generally, in any ZCS-PWM converter, the auxiliary circuit causes the light-load
efficiency of the converter to decrease, as it produces more losses than it saves for
light loads. Any active auxiliary circuits that are used to reduce switching losses
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are effective when the converter is operating with heavy-loads so there is current in
the converter to create losses. They are less effective when the converter is
operating with light-loads, as there is little current in the converter, thus few
current-related losses. These active auxiliary circuits cannot be disengaged from
the converter.
f) Energy pumped into the auxiliary circuit when it is activated, from the main
converter circuit, is trapped in the auxiliary circuit where it is dissipated. There is
no path for some of this energy to be transferred to the output.
g) The auxiliary circuit increases the voltage stress of the boost diode by a significant
amount. This is especially true of resonant-type auxiliary circuits that present a
negative voltage at the anode of the boost diode while active, which forces the peak
voltage stress of the diode to be greater than the output voltage.
h) For a two-module interleaved ZCS-PWM converter that has just a single active
auxiliary circuit to help the main switches turn off with ZCS, the auxiliary switch
in the circuit must be turned on and off twice during a switching cycle. This means
that the switch operates with double the converter switching frequency as a result.
If the switch needs to be on for a significant amount of time, then turning it on twice
during a switching cycle increases both the RMS current stress of the auxiliary
switch and the auxiliary circuit losses. If an auxiliary switch is to be implemented
with a device that is cheaper and that has better switching characteristics than that
used for the main switches, the power rating of the converter must be limited so
that the auxiliary switch can handle the power in the auxiliary circuit.
These drawbacks will now be explained in more detail with reference to several sample
papers.
ZCS-PWM converters that use an auxiliary circuit to help the main converter switch turn
on with ZCS are generally less efficient than hard switching converters at light loads. The
main reason for this is that the auxiliary circuit losses dominate when the converter is
operating under these conditions. Auxiliary circuit losses include the turning on and off of
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the auxiliary switch and additional conduction losses, as there can be an increased amount
of circulating current flowing in the converter. ZCS-PWM converters achieve their
improved efficiency over hard switching converters at heavier loads when the switching
losses of the main switch are eliminated. These switching losses, especially the IGBT
current tail losses, are greater than the auxiliary circuit losses.
Ideally, the auxiliary circuit used to achieve ZCS operation in a ZCS-PWM converter
should be activated only when the converter is operating with heavier loads and deactivated
when the converter is operating with lighter loads. Operating the converter in such a
manner would ensure the optimal efficiency profile over the entire load range. This,
however, generally cannot be done with ZCS-PWM converters because of the presence of
an inductor placed in series with the main switch. As can be seen in the example converters
shown in Fig. 1.12 and Fig. 1.13, an inductor is typically placed in series with the main
switch so that it can turn on with ZCS.

Fig. 1.12. ZCS boost converter proposed in [48]
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Fig. 1.13. ZCS boost converter proposed in [49]
The series inductor slows down the rate of current rising after the switch has been turned
on so that the overlap between the voltage and the current in the switch is reduced.
Although the presence of this series inductor in a ZCS-PWM converter is beneficial, it
prevents the auxiliary circuit from being disengaged from the main circuitry when the
converter is operating under light load conditions. As long as the series inductor is in the
converter, the auxiliary circuit must be used at all times, across the full load range, even
when it is not necessary under light load conditions because failure to do so would result
in damage of the main switch. Given the size of the series inductance, which may be
relatively small compared to that of the input boost inductor, but not insignificant, the
energy stored in this inductor would result in the appearance of high voltage spikes across
the switch when it is turned off, as there would be no path for current to flow.
There are several possible solutions to the problem of having an inductor in series with the
main switch, but none of them are truly satisfactory. It may be possible to place a bypass
switch of some sort across the series inductor so that when the auxiliary circuit is not
needed, the bypass switch could be turned on and current would bypass the main switch.
This, however, would add cost and make the converter more complex.
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Another possible solution is to implement the converter with an active auxiliary circuit and
a passive snubber. With such a scheme, the active auxiliary circuit would be activated only
when the converter is operating with heavier loads. The passive snubber would be used to
deal with the series inductor’s energy when the main converter switch is turned off while
the auxiliary circuit is disengaged from the main circuit. This approach would again
increase the cost and the complexity of the converter.
If the main switch could be made to turn on with ZCS without having an inductor in series
with it, then it would be possible to avoid using the auxiliary circuit when the converter is
operating under light load conditions. This is, in fact, possible when the converter is
operating with a discontinuous input inductor current. In such a case, the main converter
switch would turn on with ZCS, as initially there would be no current flowing through the
switch. Current through the switch would rise gradually, due to the size of the input boost
inductor.
As shown above, an interleaved boost converter can be implemented with two converter
modules in parallel operating with DCM and the modules are interleaved with a phase
difference of 180o from each other. In the ZCS scheme being described, if the individual
converter modules are ZCS-PWM converters, then it would be possible to disengage the
auxiliary circuit from the main circuit, as there would be no need for a series inductance to
help the main switch turn on with ZCS.
Papers discussing this method include [17] and [40] and the topologies are shown in Fig.
1.14 and Fig. 1.15, respectively. The main drawback is that each module of the proposed
interleaved boost/buck converter must have its own ZCS auxiliary circuit to help its main
switch turn off with ZCS. Since two switches would be used, the price and complexity of
the converter is increased. Another disadvantage of the topology in [17] is that the
converter, in the absence of a high-voltage conversion ratio, does not have an appropriate
ZCS. The next problem is that each auxiliary switch should not be turned off immediately
after turning its corresponding main switch off. This means both auxiliary switches need
some time after turning their main switches off to be turned off with ZCS, increasing
conduction losses.

19

Fig. 1.14. Interleaved ZCS boost converter proposed in [17]

Fig. 1.15. Interleaved ZCS buck converter proposed in [40]
In the auxiliary circuit proposed in [50] and shown in Fig. 1.16, the main switches are
turned on and off with soft switching, but the resonant switch operates with hard-switching.
Although the auxiliary switch in the circuit shown in Fig. 1.17 [41] operates with soft
switching, the auxiliary circuit causes the auxiliary switch to operate with a considerably
higher peak voltage stress than the main switches, which creates a need for a higher rated
device for the auxiliary switch.
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Fig. 1.16. Interleaved ZCS boost converter proposed in [50]

Fig. 1.17. Interleaved ZCS buck converter proposed in [41]
The authors in [18] used two inductors in series with the input inductors, shown in Fig.
1.18. Since the auxiliary inductors are in the path of the main power circuit, the voltages
across the main switches and diodes are higher than the output voltage. The voltage across
the auxiliary switch is almost two times that of the output voltage.
In the converter proposed in [36], shown in Fig. 1.19, an inductor is in series with the main
switch. This doubles the voltage across the main diode so that a more expensive device
with a higher rating is needed, thus increasing the cost of the converter.
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Fig. 1.18. Interleaved ZCS boost converter proposed in [18]

Fig. 1.19. Interleaved ZCS buck converter proposed in [36]
In ZCS-PWM converters such as those shown in Fig. 1.20 and Fig. 1.21 [21], current must
be gradually diverted away from the main switch in order for it to turn off with ZCS. If the
transfer is performed too quickly, the main IGBT switch device will not have a soft turnoff due to residual charge in the device. The auxiliary switch must conduct at least the full
inductor current for a minimum of 2-3 µs. If the auxiliary switch is used twice during a
switching cycle, as is the case when only one auxiliary circuit is used in an interleaved
buck converter, then the RMS current stress of this switch will be high, thereby increasing
conduction losses. The operation of the auxiliary circuit increases the voltage stress of the
main diodes as well.
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Fig. 1.20. Interleaved ZCS boost converter proposed in [21]

Fig. 1.21. Interleaved ZCS buck converter proposed in [21]

Ideally, the auxiliary circuit used to achieve ZCS operation in a ZCS-PWM converter
should be activated only when the converter is operating with heavier loads and not used
when the converter is operating with light loads to improve the efficiency. This, however,
generally cannot be done with ZCS-PWM converters because of the presence of auxiliary
circuitry in the path of the main switch. Such a topology can be seen in Fig. 1.22 and Fig.
1.23.

23

Fig. 1.22. Interleaved ZCS boost converter proposed in [23]

Fig. 1.23. ZCS buck converter proposed in [42]
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1.7 Thesis Objectives
The main objectives of this thesis are as follows:
•

To propose a novel interleaved ZCS-PWM converter that does not have any of the
drawbacks mentioned in the previous section, without adding any new components
in the main power path.

•

To implement this converter and its topological variations in various industrial
applications, including for AC-DC applications and renewable energy applications.

•

To analyze the steady-state characteristics of the proposed converter by
mathematical analysis so that its properties can be understood.

•

To derive a design procedure for the new interleaved converter that can be used for
selecting the proper components based on the results of the mathematical analysis.

•

To confirm the feasibility of the converter proposed in this thesis using computer
simulation and experimental results obtained from a proof-of-concept prototype.

1.8 Thesis Outline
The thesis is organized as follows:
•

In Chapter 2, a new interleaved PWM boost converter that has a single auxiliary
switch that allows all the converter switches to operate with ZCS will be introduced,
its modes of operation will be explained, and its features will be described. In this
chapter, the operation of the proposed converter will be explained in detail and a
mathematical analysis of its steady-state operation will be performed. Based on the
mathematical analysis, a set of steady-state characteristic curves that can be used in
the design of the converter will be generated and will be used to derive design
curves. The operation of the converter will be confirmed with simulation and
experimental results.

•

In Chapter 3, a novel AC-DC interleaved ZCS-PWM boost converter with reduced
auxiliary switch RMS current stress that has an auxiliary transformer and a single
auxiliary switch to perform ZCS for all switches will be presented. In this chapter,
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the operation of the proposed converter is explained in detail and mathematical
equations are derived for steady-state operation. Based on the equations, design
curves will be generated using MATLAB and used to design the converter. The
feasibility of the converter will be confirmed by experimental results obtained from
a proof-of-concept prototype.
•

In Chapter 4, a novel ZCS PWM buck converter with improved light-power
efficiency in a wind power system is presented. The operation of the proposed
converter is explained in detail, then experimental results will be shown to confirm
the feasibility of the converter. To demonstrate how the proposed converter’s
ability to disengage its auxiliary circuit at light loads can save energy, a small wind
turbine is modelled using HOMER software. Based on the simulation results, the
energy that can be saved by using the proposed converter for the entire load range
in a case study in Canada will be shown.

•

In Chapter 5, the implementation of a DC nano grid with a new ZCS PWM multiport converter is presented. A variety of configurations of the proposed converter
will be shown. The modes of operation for the worst-case scenario of operating
conditions will be presented and general equations related to soft switching will be
derived. Experimental results will be shown to confirm the feasibility of the
converter when all the ports supply the load.

•

In Chapter 6, the content of this thesis will be summarized and the conclusions of
the thesis will be stated, along with the main contributions of this thesis and
suggestions for future work.
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2

A novel AC-DC interleaved ZCS-PWM boost converter

2.1 Introduction
As stated in the previous chapter, AC-DC converters that operate with input power factor
correction (PFC) and consist of two or more interleaved boost converter modules are
popular in industry [1-13]. PFC is required in modern AC-DC converters as their input
current must meet harmonic standards set by regulatory agencies. With interleaving, the
input current of each module can be made to be discontinuous, and the size of their input
inductors reduced. Interleaving can reduce the high ripple in each module and produce a
net input current with a ripple that is comparable to that achieved by a single boost
converter module with a large input inductor. Moreover, there is less current stress on the
converter components because they each handle a fraction of the overall current and the
control is easier as the more sophisticated control methods required for continuous current
mode (CCM) operation are avoided.
In the first chapter it was shown that the soft-switching methods for these converters should
be zero-current switching (ZCS) if they are implemented with IGBTs. Previously proposed
methods for interleaved boost converters have at least one of the drawbacks (a-h) that were
discussed in the beginning of the literature review, in Section 1-6.
The interleaved AC-DC boost converter that is proposed in this chapter uses a single active
auxiliary circuit that assists all of the main converter switches to operate with ZCS and
operates with ZCS itself. This circuit does not increase the peak voltage or current stresses
of the main switches and can be deactivated from the main power circuit if necessary to
improve the efficiency for the entire load range. In this chapter, the operation of the
converter is fully explained, its features are discussed, and guidelines for the design of key
auxiliary circuit components are given. Results obtained from an experimental prototype
are presented to confirm the feasibility of the proposed converter.
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2.2 General Converter Principles and Modes of Operations
The proposed AC-DC converter, shown in Fig. 2.1, consists of two boost converter
modules: one with L1, S1 and D1, the other with L2, S2 and D2. The gating signals of the
two main switches, S1 and S2 are identical, but shifted 180o out of phase with each other.
The currents in L1 and L2 are discontinuous and identical, but also shifted 180o with respect

L1

L2

D1
Da1
Lr1

Vin

Da2

D2
+

Co Ro Vo

Lr2
Da3
S1

S2

Sa

_

Cr

Da4

Fig. 2.1. Proposed interleaved AC-DC ZCS-PWM boost converter [19]

to each other. The two boost modules are connected to the same auxiliary circuit which
consists of connection diodes Da1 and Da2, reverse blocking diode Da3, switch voltage
clamping diode Da4, inductors Lr1 and Lr2 and capacitor Cr1. The auxiliary circuit is
activated whenever one of the two main switches is about to be turned off and is active for
only a fraction of the switching cycle.
The modes of operation are studied for the case when the converter is operating in steadystate, which can be defined as the converter components having the same voltage and
current at the end of a switching cycle (and the start of a new one) as they have at the start
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of the cycle. In other words, the voltage and current waveforms of all components of the
proposed interleaved converter should be identical for every switching cycle when the
converter is operating in steady-state.
The proposed converter has the following modes of operation for a half switching cycle
when the duty cycle is D ≥ 0.5 and when S2 is turned on and S1 is turned off. Typical
converter waveforms are shown in Figs. 2.3 to 2.9 and circuit diagrams for these modes
are shown in Fig. 2.4. The modes of operation for the other half-cycle when S1 is turned
on and S2 is turned off are identical.

Fig. 2.2. Typical waveforms of the proposed converter
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Mode 1 (T0 < t < T1): This mode begins when switch S2 is turned on. The rectified voltage
is applied to L2 and the current through L2 linearly increases, as does the input current in
the input inductor (Iin). The slope of the current is

𝑉𝑖𝑛
𝐿2

. Since Iin is the summation of IL1 and

IL2, it will increase with greater slope.
Mode 2 (T1 < t < T2): This mode begins when the auxiliary switch (Sa) is turned on in
preparation to turn off main switch S1 with ZCS. Sa turns on with ZCS because Lr2 limits
the rise of the switch current. After Sa is turned on, Cr starts to resonate with Lr2 so that the
current in Lr2 rises while the voltage across Cr decreases.
Mode 3 (T2 < t < T3): This mode begins when the voltage across Cr (VCr) is zero. During
this mode, Vcr is charged to a negative voltage and Da1 and Da2 start to conduct. The voltage
across D1 and D2 is limited to the output voltage. The current through Lr1 increases, thus
IL1 and IL2 flow through Lr1. The current in L2 is less than L1, thus the current through S1
becomes zero and S1 can be turned off with ZCS. The current through S2 becomes negative
and flows through its body diode.
Mode 4 (T3 < t < T4): This mode begins when the current in Lr2 reaches zero because of its
resonance with Cr. Sa can then be turned off with ZCS conditions. During this mode, energy
in Lr1 is transferred to Cr, thus increasing its voltage so that VCr becomes less negative and
is in the process of eventually becoming positive.
Mode 5 (T4 < t < T5): This mode begins when the net voltage across the Cr and Lr1 becomes
positive thus, auxiliary diode Da2 stops conducting and IL2 flows through S2. Da1 continues
to conduct during this mode.
Mode 6 (T5 < t < T6): This mode begins when VCr reaches the output voltage (Vo). D4
clamps the voltage across the auxiliary switch to Vo and the stored energy in Lr1 is
transferred to the output so that the current in Lr1 decreases. When the current through Lr1
becomes less than IL1, diode D1 starts to carry the current difference. The voltage across L1
becomes Vo-Vrec and the current through L1 starts to decrease linearly.
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Mode 7 (T6 < t < T7): This mode begins when the current in L1 reaches zero. This is the
last mode of the half-cycle. The next half-cycle begins when S1 is turned on under ZCS.

Fig. 2.3. Current flow in Mode 1
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Fig. 2.4. Current flow in Mode 2

Fig. 2.5. Current flow in Mode 3
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Fig. 2.6. Current flow in Mode 4

Fig. 2.7. Current flow in Mode 5
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Fig. 2.8. Current flow in Mode 6

Fig. 2.9. Current flow in Mode 7
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2.3 Circuit Analysis
Mathematical equations of each mode in steady-state must be derived to determine the
effect of the proposed auxiliary circuit on each component. These equations can be used to
determine the parameters that should be met to satisfy the ZCS conditions. Thus,
characteristic behaviors of different components are specified to use in design analysis. It
should be noted that, during most time intervals, the proposed interleaved converter
operates like that of a conventional interleaved converter, so only the equations for the time
in which the auxiliary circuit operates will be derived.
The analysis in this chapter is done with D ≥ 0.5, S2 turned on, and S1 turned off; the
analysis and formulas for the other half-cycle when S1 is turned on and S2 is turned off is
identical. In Mode 1, shown in Fig. 2.3, when switch S2 is turned on, the rectified voltage
is applied to L2, leading to a gradual increase of the current through L2 and the input current
in the input inductor (Iin). The slope of L2, which is equal to the slope of S2, rises according
to
𝑉𝑖𝑛 = 𝐿2

𝑑𝐼𝐿2 (𝑡)
𝑑𝑡

(2-1)

By integrating from time T0 to T1, the main switch current can be expressed as
𝐼𝑆2 (𝑡) =

𝑉𝑖𝑛
(𝑇1 − 𝑇0 )
𝐿2

(2-2)

All the input current goes through S1 and S2 so that
𝐼𝑖𝑛 = 𝐼𝑆1 + 𝐼𝑆2

(2-3)

The next mode begins when the auxiliary switch (Sa) is turned on in preparation for the
ZCS turn-off of main switch S1. The equivalent circuit diagram at time T2 is shown in Fig.
2.4.
By applying KVL, the following equation can be obtained:
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𝑉𝐶𝑟 (𝑡) = 𝐿𝑟2

𝑑
𝑖 (𝑡)
𝑑𝑡 2

(2-4)

By applying KCL, the following equation can be obtained:
𝑖𝐿𝑟2 (𝑡) = 𝑖𝐶𝑟 (𝑡) = −

𝑑
𝑑
𝑞𝐶𝑟 (𝑡) = −𝐶𝑟
𝑉 (𝑡)
𝑑𝑡
𝑑𝑡 𝐶𝑟

(2-5)

By substituting equ. (2-5) into equ. (2-4), the following result can be obtained:
𝑉𝐶𝑟 (𝑡) = −𝐿𝑟2 𝐶𝑟

𝑑2
𝑉 (𝑡)
𝑑𝑡 2 𝐶𝑟

(2-6)

In order to solve the above-mentioned equations, the initial capacitor voltage (Vcr(0)) and
the initial auxiliary inductor current (iLr2(0)) should be defined. Vcr(0) is assumed to be
equal to Vo and iLr2(0) is equal to zero in this mode. As a result, the derivative of the
capacitor voltage (dVcr (0)/dt) can be determined to be
𝑑
1 𝑑
1
[ 𝑉𝐶𝑟 (𝑡)]𝑡=0 = − ( ) [ 𝑞𝐶𝑟 (𝑡)]𝑡=0 = ( ) [𝑖𝐿𝑟2 (𝑡)]𝑡=0
𝑑𝑡
𝐶𝑟 𝑑𝑡
𝐶𝑟

(2-7)

= 0
By substituting equ. (2-7) into equ. (2-6), the following can be obtained:
𝑉𝐶𝑟 (𝑡) = 𝑉𝑜 cos 𝜔2 𝑡 for 𝑇1 < 𝑡 < 𝑇2

(2-8)

Based on the initial conditions of this mode, the following equation can be written:

𝑖𝐿𝑟2 (𝑡) = 𝑖𝐶𝑟 (𝑡) = −𝐶𝑟

𝑑
𝑉 (𝑡) = 𝐶𝑟 𝑉𝑜 𝜔2 sin 𝜔2 𝑡
𝑑𝑡 𝐶𝑟
𝑉

= 𝑍𝑜 sin 𝜔2 𝑡
2

(2-9)

for 𝑇1 < 𝑡 < 𝑇2
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1

In the above equation, 𝜔2 =

√𝐿𝑟2 𝐶𝑟

and the characteristic impedance of the auxiliary

𝐿

circuit is defined as 𝑍2 = √ 𝐶𝑟2 . Mode 2 is finished when the voltage of the auxiliary
𝑟

capacitor Vcr reaches zero; therefore, the duration of this mode can be calculated by making
equ. (2-8), equal to zero as follows:
𝑉𝐶𝑟 (𝑡) = 𝑉𝑜 cos 𝜔2 𝑡 = 0 for 𝑡 = 𝑇2

(2-10)

where
𝜔2 𝑡 =

𝜋
2

Thus, the current at t=T2, which is the time in which the maximum current flows through
the auxiliary circuit, can be determined to be
𝑖𝐿𝑟2 (𝑡) = 𝑖𝐿𝑟2 (𝑇2 ) =

𝑉𝑜
sin 𝜔2 𝑡
𝑍2

𝑖𝐿𝑟2 (𝑇2 ) =

𝑉𝑜
𝑍2

(2-11)

for 𝑡 = 𝑇2

The next mode begins when the voltage across the resonant capacitor is zero. During this
mode, Vcr is charged to a negative voltage and Da1 and Da2 begin to conduct. In Mode 3,
shown in Fig. 2.5, current through the main switch S1 and auxiliary switch Sa should go to
zero or negative before turning them off so that ZCS conditions are met.
It can be seen from Fig. 2.5 that
𝑖𝐿𝑟1 (𝑡) = 𝑖𝐿𝑟2 (𝑡) + 𝑖𝐶𝑟 (𝑡)

(2-12)

Initial conditions for Mode 3, which should be derived from the previous mode, show that
the initial value of the voltage across the auxiliary capacitor (VCr (t2)) and the current
through the auxiliary inductor (iLr1 (t2)) are zero. Meanwhile, the initial current through the
second auxiliary inductor (iLr2 (t2)) in this mode is equal to
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𝑖𝐿𝑟2 (𝑇2 ) =

𝑉𝑜
𝑍2

(2-13)

Since Da3 is conducting, the voltage across auxiliary circuit inductor Lr2 is
𝑉𝐿𝑟2 = 𝑉𝐶𝑟

(2-14)

Since Da2 is conducting, the voltage across auxiliary circuit inductor Lr1 is
𝑉𝐿𝑟1 = − 𝑉𝐿𝑟2 = − 𝑉𝐶𝑟

(2-15)

By differentiating equ. (2-12) with respect to time, the following equation is obtained:
𝑑
𝑑
𝑑
𝑖𝐿𝑟1 (𝑡) =
𝑖𝐿𝑟2 (𝑡) + 𝑖𝐶𝑟 (𝑡)
𝑑𝑡
𝑑𝑡
𝑑𝑡

(2-16a)

This can be rewritten as
𝑉𝐿𝑟1
𝑉𝐿𝑟2
𝑑2
(𝑡) =
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(2-16b)

By substituting equ. (2-15) into equ. (2-16b), the following result is obtained:
𝑉𝐶𝑟
𝑉𝐶𝑟
𝑑2
(𝑡) +
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1
𝐿𝑟2
𝑑𝑡
This can be rewritten as
𝑉𝐶𝑟
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟1
𝑑2
(𝑡)
(𝑡)
+
+ 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1
𝐿𝑟2 𝐿𝑟2
𝐿𝑟1
𝑑𝑡

𝑉𝐶𝑟 (𝐿𝑟1 + 𝐿𝑟2 )
𝑑2
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1 𝐿𝑟2
𝑑𝑡
By defining 𝐿𝑒𝑞 =

𝐿𝑟1 𝐿𝑟2
𝐿𝑟1 +𝐿𝑟2

, equ. (2-16c) can be simplified to be

(2-16c)
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𝑉𝐶𝑟
𝑑2
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑒𝑞
𝑑𝑡

(2-16d)

𝑉𝐶𝑟
𝑑2
(𝑡) = −𝐶𝑟 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑒𝑞
𝑑𝑡

(2-16e)

This is equal to

which can be rearranged to be
𝑉𝐶𝑟
𝑑2
(𝑡) = − 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑒𝑞 𝐶𝑟
𝑑𝑡
By defining 𝜔𝑒 =

1
√𝐿𝑒𝑞 𝐶𝑟

(2-16f)

and substituting it into equ. (2-16f), the following equation can

be obtained:
𝑉𝐶𝑟 (𝑡)𝜔𝑒

2

𝑑2
= − 2 𝑉𝐶𝑟 (𝑡)
𝑑𝑡

(2-16g)

As mentioned previously, the initial voltage of the auxiliary capacitor is zero. The
derivative of the initial magnitude of the auxiliary capacitor can be determined to be
𝑑
1 𝑑
1
𝑉𝐶𝑟 (𝑡)]𝑡=0 = − ( ) [ 𝑞𝐶𝑟 (𝑡)]𝑡=0 = − ( ) [𝑖𝐿𝑟2 (𝑡)]𝑡=0
𝑑𝑡
𝐶𝑟 𝑑𝑡
𝐶𝑟

[

(2-17)

Substituting equ. (2-13) into equ. (2-17) results in
𝑑
𝑉𝑜
)
𝑉𝐶𝑟 (𝑡)]𝑡=0 = − (
𝑑𝑡
𝑍2 𝐶𝑟

[

(2-18)

Using equ. (2-16g), the voltage across capacitor Cr can be determined to be

𝑉𝑐𝑟 (t) = −

𝑉𝑜
𝐿
√(1 + 𝑟2 )
𝐿𝑟1 )
(

(2-19)
sin 𝜔𝑒 𝑡
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Applying KVL to Fig. 2.5 results in
𝑉𝐿𝑟1 (𝑡) = − 𝑉𝐶𝑟 (𝑡) = −𝑉𝐿𝑟2 (𝑡)

(2-20a)

Since the voltage across an inductor is related to the derivative of the current through it,
this can be rewritten as
𝐿𝑟1

𝑑
𝑑
𝑖𝐿𝑟1 (𝑡) = −𝐿𝑟2
𝑖 (𝑡)
𝑑𝑡
𝑑𝑡 𝐿𝑟2

(2-20b)

Substituting equ. (2-20a) into equ. (2-20b) results in
𝑑
𝑉𝐶𝑟
(𝑡)
𝑖𝐿𝑟1 (𝑡) = −
𝑑𝑡
𝐿𝑟1

(2-20c)

which can then be rewritten as
𝑑𝑖𝐿𝑟1 (𝑡) = − (

𝑉𝐶𝑟
(𝑡)) 𝑑𝑡
𝐿𝑟1

(2-20d)

The above equation can be solved by integrating it during the interval of this mode of
operation. The initial magnitude of the auxiliary inductor ILr1, which is equal to zero, can
be derived from the previous mode as
𝑉𝑜 𝐿𝑒𝑞
) (1 − cos 𝜔𝑒 𝑡)
𝑖𝐿𝑟1 (𝑡) = (
𝑍2 𝐿𝑟1

(2-20e)

During this mode of operation, IS1 should go to zero or negative in order to meet the ZCS
condition; thus, the direction of current through S1 is changed and flows through its body
diode. Based on Fig. 2.5, the following condition should be satisfied to ensure the soft
switching of S1
𝑖𝑖𝑛 (𝑡) − 𝑖𝐿𝑟1(𝑡) ≤ 0

(2-21a)

This means that 𝑖𝐿𝑟1 should be greater than 𝑖𝑖𝑛 (𝑡). Substituting equ. (2-20e) into equ. (221a) results in
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𝑉𝑜 𝐿𝑒𝑞
) (1 − cos 𝜔𝑒 𝑡) ] ≤ 0
𝑖𝑖𝑛 (𝑡) − [(
𝑍2 𝐿𝑟1

(2-21b)

By applying KVL, the following expression can be written
𝑑
𝑖 (𝑡)
𝑑𝑡 𝐿𝑟2

(2-22a)

𝑉𝐶𝑟
(𝑡)) 𝑑𝑡
𝑑𝑖𝐿𝑟2 (𝑡) = (
𝐿𝑟2

(2-22b)

𝑉𝐶𝑟 (𝑡) = 𝐿𝑟2
which can be rewritten as

Based on equ. (2-13), the initial current through the second auxiliary inductor in this mode
𝑉

is equal to 𝑖𝐿𝑟2 (𝑇2 ) = 𝑍𝑜 . By substituting equ. (2-19) into equ. (2-22b), the current through
2

𝐿𝑟2 can be determined to be
𝑖𝐿𝑟2 (𝑡) =

𝑉𝑜 𝐿𝑒𝑞
𝑉𝑜
) (1 − cos 𝜔𝑒 𝑡)]
− [(
𝑍2
𝑍2 𝐿𝑟2

(2-22c)

The auxiliary switch (Sa) is turned on to help the main switches turn off with ZCS and
should be turned off soon afterwards. At the end of this mode of operation, ISa should go
to zero or become negative so that it turns off with ZCS as well. It can be seen from Fig.
2.5 that
𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡)

(2-23)

In order to turn off the auxiliary switch (Sa) with ZCS, 𝑖𝐿𝑟2 (𝑡) should be zero or negative;
this can be expressed as
prerequisit of ZCS of ISa ∶

𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡) ≤ 0

(2-24a)

Substituting equ. (2-22c) into equ. (2-24a) results in
𝑉𝑜 𝐿𝑒𝑞
𝑉𝑜
) (1 − cos 𝜔𝑒 𝑡)] ≤ 0
− [(
𝑍2
𝑍2 𝐿𝑟2

(2-24b)
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The voltage across the main diodes (VD1 and VD2) can be derived based on the KVL in Fig.
2.5 to be
𝑉𝐷2 + 𝑉𝑜 = 0

(2-25)

𝑉𝐷1 − 𝑉𝐶𝑟 − 𝑉𝐿𝑟1 + 𝑉𝑜 = 0

(2-26a)

Based on equ. (2-15) during this mode, 𝑉𝐿𝑟1 = − 𝑉𝐶𝑟 , so equ. (2-26a) can be rewritten as
𝑉𝐷1 + 𝑉𝑜 = 0

(2-26b)

The above-mentioned equations show that, in this mode of operation, the voltage across
each main boost diodes are equal to the output voltage. This is one of the advantages of
this topology - that the maximum voltage across the main diodes is equal to the output
voltage.
Based on equ. (2-24a), at the end of this mode iLr2 should be zero or negative to turn off
the auxiliary switch with ZCS. However, by using a blocking diode (Da3) the negative
current cannot flow through Lr2. The equations for the rest of the modes are not required to
characterize the converter and are thus not presented.
It is worth noting that the maximum voltage across the auxiliary capacitor, which is
achieved in Mode 6 (Fig.2.8) by the resonance among Cr, Lr1 and Lr2 when the capacitor
voltage reaches to the output voltage should be determined.
The following equations can be written
𝑖𝐿𝑟1 (𝑡) = 𝑖𝐿𝑟2 (𝑡) + 𝑖𝐶 (𝑡)

𝑉𝐶𝑟 (𝑡) = 𝑉𝑜 + 𝐿𝑟2

𝑑
𝑖 (𝑡)
𝑑𝑡 𝐿𝑟2

(2-27)

(2-28)
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𝑉𝐶𝑟 (𝑡) = 𝑉𝑜 − 𝐿𝑟1

𝑑
𝑖 (𝑡)
𝑑𝑡 𝐿𝑟1

(2-29)

Differentiating equ. (2-27) with respect to time results in
𝑑
𝑑
𝑑
𝑖𝐿𝑟1 (𝑡) =
𝑖𝐿𝑟2 (𝑡) + 𝑖𝐶𝑟 (𝑡)
𝑑𝑡
𝑑𝑡
𝑑𝑡

(2-30a)

which can be rewritten as
𝑉𝐿𝑟1
𝑉𝐿𝑟2
𝑑2
(𝑡) =
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(2-30b)

Substituting equ. (2-28) and equ. (2-29) into equ. (2-30b) results in
𝑉𝐶𝑟 − 𝑉𝑜
𝑉𝐶𝑟 − 𝑉𝑜
𝑑2
(𝑡) +
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(2-30c)

which can be rewritten as
𝑉𝐶𝑟 − 𝑉𝑜
𝐿𝑟2 𝑉𝐶𝑟 − 𝑉𝑜
𝐿𝑟1
𝑑2
(𝑡)
(𝑡)
+
+ 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1
𝐿𝑟2
𝐿𝑟2
𝐿𝑟1
𝑑𝑡

(𝑉𝐶𝑟 − 𝑉𝑜 )(𝐿𝑟1 + 𝐿𝑟2 )
𝑑2
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑟1 𝐿𝑟2
𝑑𝑡
By defining 𝐿𝑒𝑞 =

𝐿𝑟1 𝐿𝑟2
𝐿𝑟1 +𝐿𝑟2

, this can be simplified to:

𝑉𝐶𝑟 − 𝑉𝑜
𝑑2
(𝑡) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡) = 0
𝐿𝑒𝑞
𝑑𝑡

(2-30d)

𝑉𝐶𝑟 − 𝑉𝑜
𝑑2
(𝑡) = −𝐶𝑟 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑒𝑞
𝑑𝑡

(2-30e)

This is equal to
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Which can be rearranged as
𝑉𝐶𝑟 − 𝑉𝑜
𝑑2
(𝑡) = − 2 𝑉𝐶𝑟 (𝑡)
𝐿𝑒𝑞 𝐶𝑟
𝑑𝑡
By defining 𝜔𝑒 =

1
√𝐿𝑒𝑞 𝐶𝑟

(2-30f)

and substituting it into equ. (2-30f), the following equation can

be derived
(𝑉𝐶𝑟 − 𝑉𝑜 )(𝑡)𝜔𝑒

2

𝑑2
= − 2 𝑉𝐶𝑟 (𝑡)
𝑑𝑡

(2-30g)

Mode 6 begins when the voltage across the auxiliary reaches the output voltage, therefore
the initial voltage of the auxiliary capacitor is equal to Vo. The derivative of the initial
magnitude of the auxiliary capacitor is determined to be
𝑑
1
1
𝑉𝐶𝑟 (𝑡)]𝑡=0 = ( ) [𝑖𝐿𝑟1 (𝑡)]𝑡=0 = ( ) [𝑖𝐿1 (𝑡)]𝑡=0
𝑑𝑡
𝐶𝑟
𝐶𝑟

[

(2-31)

Therefore, equal. (2-30g) can have the following solution:
𝑉𝑐𝑟 (t) = 𝑖𝐿1 𝑍𝑒 sin 𝜔𝑒 𝑡 + 𝑉𝑜

(2-32)
𝐿𝑒𝑞

where characteristic impedance is defined as 𝑍𝑒 = √ 𝐶 . The following equation shows
𝑟

the time in which the voltage of the resonant capacitor reaches its maximum value at the
start of this mode of operation:
𝜔𝑒 𝑡 =

𝑡=

𝜋
2

(2-33)

𝜋
√𝐿 𝐶
2 𝑒𝑞 𝑟

Thus, at the above time in Mode 6, VCr reaches its maximum value which is equal to
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𝜋
𝑉𝑐𝑟 ( √𝐿𝑒𝑞 𝐶𝑟 ) = 𝑖𝐿1 𝑍𝑒 + 𝑉𝑜
2

(2-34)

During this mode of operation, current through the input inductor L r1 decreases based on
the following equation:
𝑑
𝑉𝑖𝑛 − 𝑉𝑜
𝑖𝐿1 =
𝑑𝑡
𝐿1

(2-37)

Since the input inductor current of each converter is discontinuous, this mode ends when
iL1 at T5 reaches zero:
𝑉𝑐𝑟 (T5 ) = 𝑉𝑜

(2-38)

The last mode of the half cycle is like that of the conventional boost converter so equations
for this mode are not required to characterize the converter and are not presented. It should
be noted that the equations for the other half-cycle, when S1 is turned on and S2 is turned
off, are identical.

2.4 Design Procedure and Example
All the analysis and equations that have been presented in the previous section have been
derived from a DC input voltage, because an AC input voltage of the proposed AC-DC
interleaved ZCS boost converter can be considered to be a DC source during a very short
switching cycle. Therefore, the characteristic curves for the key components of the
proposed converter will be presented by using MATLAB simulations. The value of each
component can then be determined to satisfy the key design objectives. Finally, an example
will be given to demonstrate the design procedure.
There are some parameters that should be satisfied so that all the switches of the proposed
PWM AC-DC interleaved converter, which is shown in the following figure, can be turned
off with ZCS.
Based on the modes of operation, ZCS conditions for the main switches should be met
when the proposed converter operates in Mode 3 (Fig. 2.5). Since the auxiliary switch
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should be turned off right after turning off the main switch, the ZCS conditions for the
auxiliary switch must be met in this mode of operation as well. The equation that
determines the ZCS conditions for the main switches can be expressed as follows:
𝑉𝑜 𝐿𝑒𝑞
) (1 − cos 𝜔𝑒 𝑡)
𝑖𝐿𝑟1 (𝑡) = (
𝑍2 𝐿𝑟1

(2-39a)

IS1 should go to zero or a negative value to meet ZCS conditions; thus, current through S1
should be diverted through its body diode. According to Fig. 2.5 and equ. (2-21a), the
current through 𝑖𝐿𝑟1 should be more than the 𝑖𝑖𝑛 (𝑡)in order to provide the ZCS conditions
for IS1, as expressed as follows:
𝑉𝑜 𝐿𝑒𝑞
) (1 − cos 𝜔𝑒 𝑡) ] ≤ 0
𝑖𝑖𝑛 (𝑡) − [(
𝑍2 𝐿𝑟1

(2-39b)

When the result of the following formula is zero or negative, it means that the switching
losses related to the turn-off the auxiliary switch have been eliminated:
𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡) =

𝑉𝑜 𝐿𝑒𝑞
𝑉𝑜
) (1 − cos 𝜔𝑒 𝑡)]
− [(
𝑍2
𝑍2 𝐿𝑟2

(2-40a)

Therefore, to turn off the auxiliary switch Sa with ZCS, 𝑖𝐿𝑟2 (𝑡) should be zero or negative:
𝐼𝑆𝑎 (𝑡) =

𝑉𝑜 𝐿𝑒𝑞
𝑉𝑜
) (1 − cos 𝜔𝑒 𝑡)] ≤ 0
− [(
𝑍2
𝑍2 𝐿𝑟2

(2-40b)

It is worth noting that negative values of IS1 and ISa in equ.( 2-39b) and equ. (2-40b)
represent that current is flowing through the body diodes of the main and auxiliary
switches, respectively.
As can be seen from the above equations, the prerequisite for meeting ZCS conditions for
the auxiliary switch depends mainly on the output voltage. On the other hand, current
through the main switch depends on both output voltage and input current (in), according
to
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𝑖𝑖𝑛 =

(2-41)

√2𝑃𝑜
𝜂 𝑉𝑖𝑛

where the parameters of the above equation are defined as:
Iin= Rectified input current,
Vo= Output power,
Vin= Rectified input voltage,
𝜂 = Efficiency of the proposed interleaved converter.

2.4.1

Design Curves

It should be noted, when designing the components of the converter, that the maximum
magnitude of Iin should be considered as the worst-case scenario. It can be seen from the
equ. (2-39b) that if ZCS conditions can be met when the input current is at its maximum
value (Iin = Iin,max), then soft switching is ensured for other values of the rectified input
current. Based on equ. (2-41), the maximum input current can be obtained by considering
the minimum input voltage. It should also be mentioned that the total harmonic distortion
should meet the IEEE 519 standard on harmonics.
Another design objective that should be considered for turning off the main switch with
ZCS, is that the current through Lr2 should be more than the current through Lr1 to divert
the current from the main switch to the auxiliary switch. Thus, the magnitude of Lr1 should
be more than Lr2 to ensure ZCS under all operating loads. During this time ISa = ILr2 and
the maximum value of the auxiliary circuit can be determined to be
𝐼𝑆𝑎,𝑚𝑎𝑥 =

𝑉𝑜
𝑍2

(2-42)

𝐿

As explained in the previous section, 𝑍2 = √ 𝐶𝑟2 is defined as the characteristic impedance
𝑟

of the auxiliary circuit and Vo is defined as the output voltage. Minimizing the peak current
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through the auxiliary switch at the end of Mode 2 can be considered as another design
objective.
Since the peak voltage across all the diodes, from the main boost diodes D1 and D2 to the
auxiliary clamp diode D4, are each equal to the output voltage, there is no need to consider
them as design objectives. On the other hand, based on the following equation, the
maximum voltage across the auxiliary capacitor can be expressed as
𝑉𝑐𝑟,𝑚𝑎𝑥 = 𝑖𝐿1 𝑍𝑒 + 𝑉𝑜
𝐿 𝐿

where Leq and Ze are defined as 𝐿 𝑟1+𝐿𝑟2
𝑟1

𝑟2

(2-43)
𝐿𝑒𝑞

and √ 𝐶 respectively. Minimizing the maximum
𝑟

voltage across the auxiliary capacitor in Mode 6 of operation can thus be chosen as another
design objective.
Overall, design objectives that should be considered are as follows:
•

The ZCS turn-off conditions expressed in equ. (2-39b) and equ. (2-40b) should be
satisfied for ZCS turn-off of all main and auxiliary switches, respectively. Since the
proposed interleaved converter operates in discontinuous current mode, all switches are
inherently turned on with ZCS.

•

The peak current through the auxiliary switch presented in equ. (2-42) should be
minimized.

•

The peak voltage across the auxiliary capacitor presented in equ. (2-43) should be
minimized.

Graphs of steady-state characteristic curves that can be used in the design of the converter
were generated by MATLAB software. The MATLAB programs that were used to generate
these graphs presented in Appendixes A-F. The design graphs were generated for the
following operating conditions:
Output Voltage V0= 400 Volts DC
Output Power P0= 1 kW
Input Voltage Vin= 85- 265 Volts RMS
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Expected Efficiency 𝜂 = 95 %
1

Switching Frequency = 𝑓𝑆 = 𝑇 = 50 kHz.
𝑆

It should be noted that the maximum value of iin should be considered in designing the
converter as the worst-case scenario. According to the equ. (2-39b), if ZCS conditions can
be met by the maximum value of iin, then soft switching can be ensured by lower values of
the rectified input current as well. Thus, although the input voltage varies from 85 to 265
volts RMS, the design should be done when the input voltage is at its minimum value which
is 85 volts RMS.
Substituting Vin= 85 V in equ. (2-41) results in

𝑖𝑖𝑛,𝑚𝑎𝑥 =

√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 𝐴
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

Fig. 2.10. Characteristic graph of variation of maximum voltage across auxiliary
capacitor with the variation of Cr when other parameters are constant
Fig. 2.10 was generated by the MATLAB program in Appendix 1 and illustrates the
variation of the maximum voltage across the auxiliary capacitor (VCr,max) with different
values of Cr, when other parameters are held constant.
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The main function of the resonant capacitor is to impose a counter voltage across L r2 that
allows current to be diverted away from the main switches so that they can turn off with
ZCS. The value of this capacitor should not be too low, as there will not be sufficient time
for current to be diverted away from the main switches as the capacitor would quickly
charge up and its voltage polarity would become positive. If the voltage across VCr becomes
positive as current is being diverted away from a main switch, then current will stop
flowing in Cr and the switch will turn on with ZCS. Moreover, a very low value of Cr will
increase the voltage stress of the converter components.

Fig. 2.11. Characteristic graph of variation of peak current through auxiliary
switch with the variation of characteristic impedance of the auxiliary circuit
If Cr is too large, then the transfer of current away from the main switch becomes very
gradual. This will result in increased current stress and conduction losses of the auxiliary
circuit components because they will be forced to conduct current for a longer amount of
time. This may also interfere with the operation of the main circuit, as a longer turn-off
switching duration will result in a reduction of the effective duty cycle of the converter.
Fig. 2.11 was generated by the MATLAB program in Appendix B and illustrates the
characteristic graph of variation of peak current through the auxiliary switch with respect
to the variation of characteristic impedance of the auxiliary circuit (Z2).
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𝐿

Characteristic impedance of the auxiliary circuit is defined as 𝑍2 = √ 𝐶𝑟2 , thus it is
𝑟

inversely proportional to the resonant capacitor; therefore, the peak current through the
auxiliary circuit is one of the key design objectives. It can be concluded that the value of
the resonant capacitor should not be selected to be very low because in this situation Vcr,max
increases considerably whereas high values of the resonant capacitor create additional
stress in Sa by increasing ISa,max.
In order to ensure that ZCS is achieved, the current through the main and auxiliary switches
should be zero or negative for an appropriate amount of time. The characteristic graphs
illustrated in Figs. 2.12-2.15, are used to indicate the amount of time in which the current
through the main and auxiliary switches are negative.
It should be noted that the value of the characteristic impedance of the auxiliary circuit (Z2)
𝑉

should be designed in a way that 𝐼𝑆2,𝑚𝑎𝑥 = 𝑍𝑜 > Iin,max. According to the operating
2

condition selected in the beginning of this section:

𝑖𝑖𝑛,𝑚𝑎𝑥 =

√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 𝐴
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

𝑉𝑜 400
=
> 𝑖𝑖𝑛,𝑚𝑎𝑥 = 17.5 𝐴
𝑍2
𝑍2

yields

→

𝑍2 < 22.8 Ω

Z2 should therefore be less than 22.8 Ω. To provide margin, Z2=18 Ω is assumed in all of
the following figures. The characteristic graphs in Fig. 2.12 and Fig. 2.13, which are
generated by the MATLAB program given in Appendix C and Appendix D respectively,
show the current through the main and auxiliary switches versus time for various values of
Lr2 when other parameters are held constant. It can be seen that by increasing Lr2 when
other parameters are constant, the time in which current through the main and auxiliary
switches reduce to zero increases as well. As a result, the conduction losses are increased.
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On the other hand, by increasing Lr2, the window for ZCS increases as the current through
the main switch can be in negative for a longer time. Therefore, a trade off should be made

Fig. 2.12. Characteristic graph of time in which main switch current get reduced to zero
with the variation of Lr2 while other parameters are constant

Fig. 2.13. Characteristic graph of time in which auxiliary switch current get reduced to
zero with the variation of Lr2 while other parameters are constant
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between the length of time that current through the main switch goes to zero and the length
of time in which the current stays negative.
As discussed previously, one of the prerequisites for diverting the current from the
auxiliary circuit to provide ZCS is that the current through Lr1 should be less than current
through Lr2 in Mode 3 of operation; thus the value of Lr1 should be more than the value of
Lr2. As can be seen from Fig. 2.13, when the value of Lr1 is equal or less than Lr2, the
current through the auxiliary switch does not go to zero so Sa cannot be turned off with
ZCS.
The characteristic graphs in Fig. 2.14 and Fig. 2.15, which are generated by the MATLAB
programs given in Appendix E and Appendix F respectively, demonstrate the current
through the main and auxiliary switches vs time for various values of Lr1 when other
parameters are constant.
It can be seen from Fig. 2.14 that by increasing Lr1 when other parameters are held constant,
the time in which current through the main switch is reduced to zero increases as well; thus
conduction losses are increased. It is shown in Fig. 2.15 that by increasing Lr1 when other
parameters are constant, the time in which the current through the auxiliary switch is
reduced to zero decreases. In addition, it can be concluded from Fig. 2.14 that by increasing
Lr1, the window for ZCS decreases as the current through the main switch is negative for a
shorter amount of time.
It can be seen that as the value of Lr1 becomes greater than Lr2, the possibility of reducing
the current through the auxiliary switch to zero increases considerably. This action,
𝐿

however, reduces the chance of ZCS for the main switches and thus 𝐿𝑟2 should be designed
𝑟1

in a way that ensures that all the switches can be turned off with ZCS.
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Fig. 2.14. Characteristic graph of time in which main switch current get reduced to
zero with the variation of Lr1 while other parameters are constant

Fig. 2.15. Characteristic graph of time in which auxiliary switch current get reduced
to zero with the variation of Lr1 while other parameters are constant
The design procedure is divided into two parts including a main power circuit design,
which is the same as that for the conventional boost interleaved converter in operating in
DCM, and an auxiliary circuit design. Each part is considered below.
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2.4.2

Design Procedure for the Main Power Circuit

The main power circuit components that must be designed are comprised of two input
inductors (L1 and L2), two main boost diodes (D1 and D2), two main switches (S1 and S2),
and an output capacitor (Co).

2.4.2.1

Design Procedure for Input Inductors L1 and L2

While designing the input inductors in this chapter, it should be considered that with
interleaving, the input current of each module can be made to be discontinuous. The
maximum input inductor value that allows the converter to operate in DCM can be
expressed as

𝐿𝑖𝑛,𝑚𝑎𝑥 <

𝐷(1 − 𝐷)2 𝑅
2𝑓

(2-44)

where the parameters of the above equation are defined as
Lin,max= Maximum value for input inductors in order to work in DCM,
D= Duty cycle of the main switches,
R= Load,
𝑓 = main switch frequency.
𝑓 can be set to 50 kHz in this example. R can be determined from
𝑉𝑜 2
𝑃𝑜 =
𝑅

(2-45)

By substituting the given design specifications for this example into equ. (2-45), a value
for R can be determined as follows:

𝑅=

𝑉𝑜 2 yields 4002
→
= 160 Ω
𝑃𝑜
1000
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An expression for the maximum duty cycle when the converter is in DCM, Dmax, can be
expressed as
𝑉𝑜
𝑉𝑖𝑛,𝑝𝑒𝑎𝑘

>

1
1 − 𝐷𝑚𝑎𝑥

By rewriting this expression, Dmax can be expressed as
𝐷𝑚𝑎𝑥 < 1 −

𝑉𝑖𝑛,𝑝𝑒𝑎𝑘
𝑉𝑜

(2-46)

Substituting the given design specifications into equ. (2-46) results in
𝐷𝑚𝑎𝑥 < 1 −

√2 ∗ 85 yields
→
𝐷𝑚𝑎𝑥 < 0.7
400

Dmax should be chosen for the case when the input voltage is at its lowest, 85 volts RMS in
this example. Dmax should be less than 0.65 to provide some margin. With Dmax, R, and f
known, these values can be substituted into equ. (2-44) to give

𝐿𝑖𝑛,𝑚𝑎𝑥 <

𝐷(1 − 𝐷)2 𝑅 yields 0.65 ∗ (1 − 0.65)2 ∗ 160
→
< 127 µ𝐻
2𝑓
2 ∗ 50000

For a more conservative design, a value of Lin = L1=L2= 125 µ𝐻 is selected.

2.4.2.2

Design Procedure for Output Capacitor CO

The capacitor should be selected so that it can store enough energy to maintain the output
voltage above a specified minimum voltage (Vmin) that the load can temporarily operate
with when the input voltage is not available for a specified amount of time called the holdup time (Th). For this example, Vmin is chosen to be 350 volts and the holdup time (Th) is
chosen to be 20 ms. During this time, the following amount of energy is transferred to the
output:
E = 𝑃𝑜 𝑇ℎ

(2-47)
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This energy, which is the same as the energy discharged by the capacitor, can be expressed
as

𝐸=

𝐶𝑜 (𝑉𝑜 2 − 𝑉𝑜,𝑚𝑖𝑛 2 )
2

(2-48)

so that the output capacitor can be determined to be
𝐶𝑜 ≥

2.4.2.3

2𝑃𝑜 𝑇ℎ
2

yields
2

(𝑉𝑜 − 𝑉𝑜,𝑚𝑖𝑛 )

→

2 ∗ 1000 ∗ 0.02
= 1.06 𝑚𝐹
(4002 − 3502 )

Design Procedure for Main Switches S1 and S2

In designing the main boost switches, the maximum current through them and the
maximum voltage across them should be considered. The maximum current through the
switches is less than maximum current through the input inductors and can be determined
as follows:

𝑖𝑆1,𝑚𝑎𝑥 = 𝑖𝑆2,𝑚𝑎𝑥 < 𝑖𝐿1,𝑚𝑎𝑥 = 𝑖𝐿2,𝑚𝑎𝑥 < 𝑖𝑖𝑛,𝑚𝑎𝑥 =

√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 A
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

A current of 17.5 A through the main switches can be assumed for the worse-case design.
The second parameter that should be considered is the maximum voltage across the
switches. As can be seen from Mode 6, the maximum voltage across the main switches is
clamped to the output voltage:
𝑉𝑆1,𝑚𝑎𝑥 = 𝑉𝑆2,𝑚𝑎𝑥 = 𝑉𝑜 = 400 V
Two STGP 10NC60KD IGBT devices with 400 peak voltage stress and 20 A peak current
stress are chosen for the design.

2.4.3

Design Procedure for the Auxiliary Circuit

Auxiliary circuit components that should be designed include: one auxiliary switch (Sa),
two auxiliary inductors (Lr1 and Lr2), four auxiliary diodes (Da1, Da2, Da3, and Da4), and a
resonant capacitor (Cr). The auxiliary diodes Da1 and Da2 connect L1 and L2 to the auxiliary
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circuit. The maximum current through Da1 and Da2 is equal to the maximum current through
the input inductors:
√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 A
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

𝑖𝐷𝑎1,𝑚𝑎𝑥 = 𝑖𝐷𝑎2,𝑚𝑎𝑥 = 𝑖𝐿1,𝑚𝑎𝑥 = 𝑖𝐿2,𝑚𝑎𝑥 < 𝑖𝑖𝑛,𝑚𝑎𝑥 =

The maximum voltage across Da1 and Da2 is clamped to the output voltage:
𝑉𝐷𝑎1,𝑚𝑎𝑥 = 𝑉𝐷𝑎2,𝑚𝑎𝑥 = 𝑉𝑜 = 400 V
These auxiliary diodes are attached in series with Lr1 to make a path between the input
inductors and Lr1. This path diverts the current from the main switches to provide ZCS
conditions for turning them off by resonating with Lr2 and Cr. Since the proposed converter
is operating in DCM, it does not have the main power diodes do not have any reverse
recovery current. Values for Lr1, Lr2, and Cr can be determined from graphs of steady-state
characteristic curves such as those shown in Fig 2.10-2.15.
As discussed previously, the value of the characteristic impedance of the auxiliary circuit
𝑉

(Z2) should be designed in such a way that 𝐼𝑆𝑎,𝑚𝑎𝑥 = 𝑍𝑜 > Iin,max. According to the design
2

specifications:
𝑉𝑜 400
=
> 𝑖𝑖𝑛,𝑚𝑎𝑥 = 17.5 𝐴
𝑍2
𝑍2

yields

→

𝑍2 < 22.8 Ω

In order to provide some margin, a value of Z2=18 ohms is selected based on Fig. 2.11 so
that:
𝐼𝑆𝑎,𝑚𝑎𝑥 =

𝑉𝑜 400
=
= 22.22 𝐴
𝑍2
18

It should be considered that the time it takes for the current through the main and auxiliary
switches to be reduced to zero should be minimized to shrink the operating time of the
auxiliary switch. The conduction losses can then be reduced by shrinking the duty cycle of
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the auxiliary circuit. At the end of Mode 2, it was shown that when the voltage of the
auxiliary capacitor (Vcr) reaches zero, the currents through the main and auxiliary switches
start to fall to zero. By shrinking the duration of the time of Mode 2, the auxiliary switch
needs to be operated for a shorter period of time, thus resulting in a decrease in conduction
losses. This time can be calculated by equ. (2-10) and, based on the trade-off, it can be
assumed to be less than 0.5 µ𝑠 to minimize the conduction losses; therefore, the two
following equations should be satisfied:

𝑍2 = √

𝑇2 − 𝑇1 =

𝐿𝑟2
= 18 Ω
𝐶𝑟

𝜋
√𝐿𝑟2 𝐶𝑟 < 0.5 µ𝑠
2

As it was shown in Fig. 2.10, a very low value for the resonant capacitor should not be
selected, because doing so increases Vcr,max significantly. Choosing high values for the
resonant capacitor, however, creates additional stress in Sa by increasing both ISa,max and
the operating time of the auxiliary switch. On the other hand, by increasing Lr2 when Cr is
held constant, the peak current through the auxiliary circuit decreases while the time during
which the current through the main and auxiliary switches are reduced to zero increases.
An appropriate trade-off should be made in designing these components and thus values of
Lr2= 4 µ𝐻 and Cr=12 nf are selected so that

𝑍2 = √

𝑇2 − 𝑇1 =

𝐿𝑟2
4 ∗ 10−6
=√
= 18.25 Ω
𝐶𝑟
12 ∗ 10−9

𝜋
𝜋
√𝐿𝑟2 𝐶𝑟 = √4 ∗ 10−6 ∗ 12 ∗ 10−9 = 0.34 µ𝑠
2
2

It was shown in Fig. 2.13 and Fig. 2.15 that the value of Lr1 should be greater than the value
of Lr2 in order to divert the current from auxiliary circuit so the auxiliary switch can be
turned off with ZCS. Based on Fig 2.14, however, designing the ratio of

𝐿𝑟2
𝐿𝑟1

close to one

increases the chance of ZCS occurring for the main switches. Using the characteristic
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graphs show in Figs 2.12-2.15,

𝐿𝑟2
𝐿𝑟1

= 0.8 is selected as an appropriate trade off, which

means that Lr1 = 5 µ𝐻 should be selected.
The maximum current through blocking diode Da3, which is attached in series with the
auxiliary switch, is equal to isa,max:
𝐼𝐷𝑎3,𝑚𝑎𝑥 = 𝐼𝑆2,𝑚𝑎𝑥 =

𝑉𝑜 400
=
= 22.22 𝐴
𝑍2
18

The maximum voltage across the blocking diode is obtained from Mode 4, when the current
is diverted from auxiliary switch to turn it off with ZCS. VDa3, max = Vcr = - VLr1 during
Mode 4 when Vcr is reduced to zero; therefore the maximum voltage across the clamping
diode is low and well under 100 V.
The maximum current through clamping diode Da4, which clamps the voltage of auxiliary
switch to the output voltage, is almost equal to the input current 𝐼𝑖𝑛,𝑚𝑎𝑥 during Mode 6.
𝐼𝐷𝑎4,𝑚𝑎𝑥 < 𝐼𝑖𝑛,𝑚𝑎𝑥 = 17.5 𝐴
Since the voltage across the diode is clamped to the output voltage, this means 𝑉𝐷𝑎4,𝑚𝑎𝑥 =
𝑉𝑜 = 400 V.

2.5

Converter Features

The proposed converter has the following features:
(i)

All the converter switches turn on and off with ZCS.

(ii)

There is only one active auxiliary circuit for both main switches instead of each
main switch needing its own active auxiliary circuit to help it turn off with ZCS.

(iii)

The main switch does not have increased peak and RMS current stresses, as is
the case with resonant type ZCS auxiliary circuits, because no current from the
auxiliary circuit flows into the main circuit.
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(iv)

None of the auxiliary circuit components are in the main power path, so they
only handle a fraction of the current that the main circuit components endure.

(v)

The voltage stress of the auxiliary switch is clamped to the output voltage and
does not exceed this voltage.

(vi)

The main boost diodes do not have reverse recovery current as the input
inductor currents are discontinuous.

(vii)

The auxiliary circuit does not interfere with the interleaving operation of the
converter; therefore all the advantages of interleaving are maintained.

(viii)

The auxiliary circuit can be deactivated when the converter is operating under
light-load conditions. This is unlike most ZCS methods, where the auxiliary
circuit must always be in operation, regardless of the load. Thus, light-load
efficiency is improved because there is no auxiliary circuit component in the
main power circuit.

2.6 Experimental Results
In this section, the feasibility of the proposed AC-DC interleaved ZCS-PWM boost
converter will be validated with an experimental prototype that uses the values designed in
the previous section, along with the following specifications:
•

Output Voltage: V0= 400 Volts DC

•

Output Power: P0= 1 kW

•

Input Voltage: Vin= 85- 265 Volts RMS

•

Switching Frequency: 𝑓𝑆 = 𝑇 = 50 kHz

1

𝑆

As discussed in the previous section, the following components should be used for the
laboratory prototype:
•

Input Inductors L1,2: 125 µ𝐻

•

Main Boost Diodes D1,2: BYC10DX

•

Main Switches S1,2: STGP 10NC60KD
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•

Output Capacitor: 2X560µF 3316(M)

•

Auxiliary Switch Sa: FGP3440G2

•

Auxiliary Diodes Da 1,2,4 and DT 1,2 : STTH20RD4

•

Auxiliary Diode Da 3: SF3003PT

•

Resonant Inductor Lr1: 5 µ𝐻

•

Resonant Inductor Lr2: 4 µ𝐻

•

Resonant Capacitor Cr: 0.012 µ𝑓

Fig. 2.16 shows typical input voltage and input current waveforms. It can be seen that the
input current is sinusoidal, in phase with the input voltage, and continuous. Fig. 2.17 shows
current waveforms for the input boost inductors (L1 and L2). It can be seen that these
currents are discontinuous and identical. Fig. 2.18 shows the interleaved current that is a
sum of the currents in L1 and L2.
Fig. 2.19 shows typical current and gating signal waveforms for one of the main switches.
It is seen that the switch can be turned on and off with ZCS, without a current tail, because
the current through the switch goes to zero before switching. The same waveforms are
shown in Fig. 2.20 for the auxiliary switch, and it can be seen that the auxiliary switch turns
on and off with ZCS as well.
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Vin

Iin

Vin: 75 V/div, Iin: 15 A/div, t= 5 ms/div

Fig. 2.16. Input voltage and current waveforms Vin, Iin
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IL1

IL2

IL: 5 A/div, t= 5 µs/div

Fig. 2.17. Main input inductors L1 and L2 current waveforms IL1, IL2
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IL1 + IL2

IL: 5 A/div, t= 5 ms/div

Fig. 2.18. Rectified input current waveform IL1+ IL2
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VS1

IS1

ZCS – Turn on

ZCS – Turn off

VS1: 200 V/div, IS1: 10 A/div, t= 2.5 µs/div

Fig. 2.19. Main switch S1 voltage and current waveforms VS1, IS1
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VSa
ISa

ZCS – Turn on

ZCS – Turn off

VSa: 200 V/div, ISa: 15 A/div, t= 0.5 µs/div
Fig. 2.20. Auxiliary switch Sa voltage and current waveforms VSa, ISa
Fig. 2.21 shows the efficiency of the AC-DC interleaved ZCS-PWM boost converter
compared to the conventional converter which operates with hard-switching. As can be
seen, the efficiency of the conventional converter is decreased by increasing the load while
the efficiency of the proposed converter is increased. When the power is less than 600W
(light load), the hard-switching method is more efficient while for higher power (more than
600 W) the proposed soft-switching method is more efficient.
The main reason for this is that the auxiliary circuit losses dominate when the converter is
operating under light loads. Auxiliary circuit losses include the turning on and off of the
auxiliary switch and additional conduction losses as there can be an increased amount of
circulating current flowing in the converter. ZCS-PWM converters achieve their improved
efficiency over hard-switching converters at heavier loads, when the eliminated switching
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losses of the main switches - especially the IGBT’s current tail losses - are greater than the
auxiliary circuit losses.
The optimum efficiency can be obtained when the auxiliary circuit is used to achieve ZCS
operation in a ZCS-PWM converter when the converter is operating with heavier loads,
and not used when the converter is operating with light loads. Operating the converter in
such a manner would ensure the optimum efficiency profile over the entire load range. It
can be achieved in this thesis, as the auxiliary circuit of the proposed converter can be
disengaged during light loads.

SOFT-Switching

Hard-Switching
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Fig. 2.21. Comparative of efficiency graphs between soft-switching and hardswitching for different output loads at input voltage of 110 V and output voltage
400V.
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2.7 Conclusion
A new AC-DC interleaved ZCS-PWM converter is proposed in this chapter. Advantages
of this converter include full ZCS operation of all converter switches, just one active
auxiliary circuit for the two main switches, no additional voltage or current stresses on the
main switches, no increased peak voltage stress on the auxiliary switch, and the auxiliary
circuit can be deactivated from the main power circuit at any time. The feasibility of the
converter was confirmed with results obtained from an experimental prototype.
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3

An AC-DC Interleaved ZCS-PWM Boost Converter with
Reduced Auxiliary Switch RMS Current Stress

3.1 Introduction
AC-DC interleaved boost converters are widely used in industry. To eliminate their
switching losses, soft switching methods are implemented. These techniques were
discussed in Chapter 1. It was shown that the zero-current switching (ZCS) is more efficient
for IGBTs because of their current tail.
In Chapter 2, An interleaved ZCS-PWM AC-DC boost converter that consisted of two
boost converter modules and just one auxiliary switch was proposed. Although it addressed
a number of the drawbacks (a-h) named in Section 1-6, it did not address the issue of the
energy which is trapped in the auxiliary circuit when it is activated. The reason for this is
that there is no path for this energy to be transferred to the output.
In this chapter, an improved version of the proposed converter in Chapter 2 is presented.
The new proposed converter has an auxiliary transformer that transfers a portion of the
trapped energy in the auxiliary circuit to the output of the converter whenever the auxiliary
switch needs to be activated; therefore, it does not have any of the drawbacks (a-h)
mentioned in Section 1-6.
The interleaved AC-DC ZCS-PWM boost converter proposed in this chapter requires the
use of just a single active auxiliary switch to assist in turning off the main power circuit
switches with ZCS. The auxiliary switch can be turned on and off with ZCS itself and its
auxiliary circuit allows the converter to operate without an increase in the main switches’
peak current or voltage stresses. The auxiliary switch in the converter is active for a much
shorter time than in most other ZCS-PWM converters. This allows the converter to operate
at higher power levels than other previously proposed interleaved ZCS-PWM converters
with a single auxiliary switch. The proposed converter’s operation is explained in this
chapter and its key features and design considerations are discussed. Experimental results
that confirm the operation of the proposed converter are presented as well.
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3.2 General Converter Principles and Modes of Operations
The proposed AC-DC converter, shown in Fig. 3.1 [52][53], consists of two boost
converter modules: one with L1, S1 and D1, the other with L2, S2 and D2. The gating signals
of the two main switches, S1 and S2 are identical, but shifted 180o with respect to each
other. The currents in L1 and L2 are discontinuous and identical, but also shifted 180o with
respect to each other.

L1

L2

D1
D2
Da1
Lr1

Vin

Da2
DT1

Ta

Lr2
Da3
S1

S2

Cr

ZCS Cell

DT2

+
Co Ro Vout
_

Sa

Fig 3.1 Proposed interleaved AC-DC ZCS-PWM boost converter [52], [53]
The two boost modules are connected to the same auxiliary circuit, which consists of:
connection diodes Da1 and Da2, reverse blocking diode Da3, inductors Lr1 and Lr2, capacitor
Cr, and center tap feed forward transformer Ta which has two diodes DT1 and DT2. The
auxiliary circuit is activated whenever a main switch is about to be turned off and is active
for only a fraction of the switching cycle.
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The proposed converter has the following modes of operation for a half switching cycle
when duty cycle is D ≥0.5 and when S2 is turned on and S1 is turned off. Typical waveforms
and circuit diagrams for these modes are shown in Fig. 3.2 and Figs. 3.3 – 3.9 respectively.

Fig 3.2 Typical waveforms of the proposed converter
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The modes of operation for the other half-cycle when S1 is turned on and S2 is turned off
are identical.
The modes of operation are derived based on the following assumptions:
•

Since the AC input voltage can be considered to be a DC input source in a very
short amount of time, the steady-state analysis is done with DC input voltage.

•

The proposed circuit has two boost modules that are designed to be operated in
DCM, so the input inductor current of each one will become discontinuous.
However, the input current of the converter, which is the sum of the inductor
currents, should be continuous.

•

The output filter capacitor (Co) is large enough to be considered as a voltage source
(Vo).

•

All semiconductor switches are ideal with no parallel capacitor across them.

•

All inductors and capacitors are ideal; therefore, they have negligible resistances.

•

All diodes are ideal and reverse recovery time of each one of them is zero.

Mode 1 (T0 < t < T1): This mode begins when switch S2 is turned on. The rectified voltage
is applied to L2 and the current through L2 linearly increases, as does the input current in
the input inductor (Iin). The slope of the current is

𝑉𝑖𝑛
𝐿2

. Since Iin is the summation of IL1 and

IL2, it will increase with greater slope.
Mode 2 (T1 < t < T2): This mode begins when the auxiliary switch (Sa) is turned on in
preparation to turn off main switch S1 with ZCS. Sa turns on with ZCS because Lr2 limits
the rise of the switch current. After Sa is turned on, Cr starts to resonate with Lr2 so that the
current in Lr2 rises while the voltage across Cr decreases.
Mode 3 (T2 < t < T3): This mode begins when the voltage across Cr (VCr) is zero. During
this mode, Vcr is charged to a negative voltage and Da1 and Da2 start to conduct. DT1 starts
to conduct so that the circulating energy from the auxiliary circuit is transferred to the
output during this time. The current through Lr1 and Lr2 decreases and goes to zero. The
currents through S1 and S2 then become negative and flow through their body diodes. When
this happens, S1 can be turned off with ZCS. During this mode, the current in Lr2 reaches
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zero because of its resonance with Cr. Afterwards, the energy in Lr1 is transferred to Cr,
thus increasing its voltage so that VCr becomes less negative and eventually becomes
positive.
Mode 4 (T3 < t < T4): This mode begins when Sa is turned off with ZCS. Vcr keeps
increasing, so the current through S2 starts to become less negative. The negative current
through body diode of S2 rises to zero, thus the auxiliary diode Da2 stops conducting at the
end of this mode.
Mode 5 (T4 < t < T5): This mode begins when the net voltage across the Cr and Lr1 becomes
positive, causing D1 to start conducting. This mode ends when the current through Lr1
reaches zero. At the end of this mode, the maximum voltage across the auxiliary capacitor
(Vcm) can be derived.
Mode 6 (T5 < t < T6): This mode begins when ILr1 reaches zero, thus Da1 and DT1 stop
conducting. During this mode, the current in the magnetizing inductance of the feed
forward transformer is discharged to the output by DT2. The voltage across L1 becomes
Vin,rec-Vo and the current through L1 starts to decrease linearly.
Mode 7 (T6 < t < T7): This mode begins when the current in L1 reaches zero. This is the
last mode of the half-cycle. The next half-cycle begins when S1 is turned on under ZCS.
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Fig. 3.3. Current flow in Mode 1

Fig. 3.4. Current flow in Mode 2
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Fig. 3.5. Current flow in Mode 3

Fig. 3.6. Current flow in Mode 4
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Fig. 3.7. Current flow in Mode 5

Fig. 3.8. Current flow in Mode 6
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Fig. 3.9. Current flow in Mode 7
The proposed converter has the following features:
(i)

All the converter switches turn on and off with ZCS.

(ii)

There is only one active auxiliary circuit for both main switches instead of each
main switch needing its own active auxiliary circuit to help it turn off with ZCS.

(iii)

The main switch does not have increased peak and RMS current stresses, as is
the case with resonant type ZCS auxiliary circuits, because no current from the
auxiliary circuit flows into the main circuit.

(iv)

None of the auxiliary circuit components are in the main power path, therefore
they only handle a fraction of the current that the main circuit components
handle.
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(v)

The maximum voltage stress of the auxiliary switch is close to the output
voltage because of the transformer. Also, the current in the auxiliary circuit can
be transferred to the output to increase the efficiency.

(vi)

The main boost diodes do not have reverse recovery current because the input
inductor currents are discontinuous.

(vii)

The auxiliary circuit does not interfere with the interleaving operation of the
converter; thus all the advantages of interleaving are maintained.

(viii) The auxiliary circuit can be deactivated when the converter is operating under
light-load conditions, unlike most ZCS methods, where the auxiliary circuit
must always be in operation, regardless of the load. This leads to an
improvement in the light-load efficiency because it removes the auxiliary
circuit losses under operating conditions where the current in the converter is
low and ZCS is unnecessary. This can be done because there are no auxiliary
circuit components in the main power circuit.
(ix)

The auxiliary circuit needs to be operational for a very short amount of time,
typically around 0.7 µs. Since the auxiliary transformer is not in series with the
auxiliary switch, the maximum voltage of the resonant capacitor increases
which leads to faster soft switching for S1. Also, because Lr1 is in series with
the resonant circuit, the auxiliary switch can go to zero current faster. In
addition, since the converter operates in DCM, there is no reverse recovery
current for the main diodes, therefor Lr1 does not need to be chosen high enough
to eliminate it. As a result, small Lr2 can be chosen which decreases the
operating time of the auxiliary switch.

3.3

Circuit Analysis

Like the previous chapter, mathematical equations of each mode in steady-state must be
derived to determine the effects of the proposed AC-DC PWM boost converter on each
component. Then, the equations are used to determine the parameters that should be met
to satisfy the ZCS conditions. The analysis in this chapter is done with D ≥ 0.5, S2 turned
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on, and S1 turned off; the analysis and formulas for the other half-cycle when S1 is turned
on and S2 is turned off is identical.
In Mode 1, shown in Fig. 3.3, when switch S2 is turned on, the rectified voltage is applied
to L2 and leads to a gradual increase of the current through L2 and the input current in the
input inductor (Iin). The slope of L2, which is equal to the slope of S2, is increased as
follows:

𝑉𝑖𝑛 =

𝐿2

𝑑𝐿2 (𝑡1 )

(3-1)

𝑑𝑡

By integrating from time T0 to T1, the main switch current can be expressed as
𝐼𝑆2 (𝑡1 ) =

𝑉𝑖𝑛
𝐿2

(𝑇1 −

𝑇0 )

(3-2)

All the input current goes through S1 and S2 so that
𝐼𝑖𝑛 = 𝐼𝑆1 + 𝐼𝑆2

(3-3)

The next mode begins when the auxiliary switch (Sa) is turned on in preparation for the
ZCS turn-off of main switch S1. Sa turns on with ZCS because Lr2 limits the rise of the
switch current. After Sa is turned on, Cr starts to resonate with Lr2 so that the current in Lr2
rises while the voltage across Cr decreases. The equivalent circuit diagram at time T2 was
shown in Fig. 3.4.
By applying KVL, the following equation can be obtained:
𝑉𝐶𝑟 (𝑡2 ) = 𝐿𝑟2

𝑑
𝑖 (𝑡 )
𝑑𝑡 2 2

By applying KCL, the following equation can be obtained:

(3-4)
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𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −

𝑑
𝑑
𝑞𝐶𝑟 (𝑡2 ) = −𝐶𝑟
𝑉 (𝑡 )
𝑑𝑡
𝑑𝑡 𝐶𝑟 2

(3-5)

By substituting equ. (3-5) into equ. (3-4), the following result can be obtained:
𝑉𝐶𝑟 (𝑡2 ) = −𝐿𝑟2 𝐶𝑟

𝑑2
𝑉 (𝑡 )
𝑑𝑡 2 𝐶𝑟 2

(3-6)

In order to solve the above-mentioned equations, the initial capacitor voltage Vcr(0) and
the initial auxiliary inductor current iLr2(0) should be defined. Vcr(0) is assumed to be equal
to the maximum voltage across the capacitor(Vcm), and iLr2(0) is equal to zero in this mode.
As a result, the derivative of the capacitor voltage dVcr(0)/dt can be determined to be
𝑑
1 𝑑
1
𝑉𝐶𝑟 (𝑡2 )]𝑡=0 = − ( ) [ 𝑞𝐶𝑟 (𝑡2 )]𝑡=0 = ( ) [𝑖𝐿𝑟2 (𝑡2 )]𝑡=0
𝑑𝑡
𝐶𝑟 𝑑𝑡
𝐶𝑟

(3-7)

[

= 0
By substituting equ. (3-7) into equ. (3-6), the following can be obtained:
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 for 𝑇1 < 𝑡 < 𝑇2

(3-8)

Based on the initial conditions of this mode, the following equation can be written:
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −𝐶𝑟

𝑑
𝑉 (𝑡 ) = 𝐶𝑟 𝑉𝑐𝑚 𝜔2 sin 𝜔2 𝑡2
𝑑𝑡 𝐶𝑟 2
=
1

In the above equation, 𝜔2 =

√𝐿𝑟2 𝐶𝑟

𝑉𝑐𝑚
𝑍2

sin 𝜔2 𝑡2

(3-9)

for 𝑇1 < 𝑡 < 𝑇2

and the characteristic impedance of the auxiliary

𝐿

circuit is defined as 𝑍2 = √ 𝐶𝑟2 . Mode 2 is finished when the voltage of the auxiliary
𝑟

capacitor Vcr reaches zero. As a result, the duration of this mode can be calculated by
making equ. (3-8), equal to zero as follows:
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 = 0 for 𝑡 = 𝑇2

(3-10a)
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𝜔2 𝑡2 =

𝜋
2

𝑡2 = 𝑇2 − 𝑇1 =

𝜋
2

(3-10b)

√𝐿𝑟2 𝐶𝑟

The maximum current through the auxiliary circuit at the end of this mode can be
determined to be
𝑖𝐿𝑟2 (𝑡2 ) =

𝑉𝑐𝑚
𝜋 1
sin 𝜔2
𝑍2
2 𝜔2
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝑠𝑎𝑚𝑎𝑥 =

(3-11)

𝑉𝑐𝑚
𝑍2

for 𝑡 = 𝑇2

Mode 3, shown in Fig. 3.5, begins when the voltage across Cr (VCr) reaches zero. During
this mode, Vcr is charged to a negative voltage and Da1 and Da2 start to conduct. DT1 also
starts to conduct so that the circulating energy from the auxiliary circuit is transferred to
the output during this time. The current through Lr1 and Lr2 decreases and goes to zero. The
currents through S1 and S2 then become negative and flow through their body diodes. When
this happens, S1 can be turned off with ZCS.
In deriving the equation of this mode, it should be noted that since Sa has to be turned off
right after turning off the main switches, the ZCS conditions for main and auxiliary
switches must both be met in this mode of operation. It can be seen from Fig. 3.5 that
𝑖𝐿𝑟1 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )

(3-12)

Initial conditions for Mode 3, which should be derived from the previous mode, show that
the initial value of both the voltage across the auxiliary capacitor VCr(t2) and the current
through the auxiliary inductor iLr1(t2) are zero. As well, the initial current through the
second auxiliary inductor iLr2(t2) in this mode is equal to
𝑖𝐿𝑟2 (𝑇3 ) =

𝑉𝑐𝑚
𝑍2

Since Da3 is conducting, the voltage across auxiliary circuit inductor Lr2 is

(3-13)
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𝑉𝐿𝑟2 = 𝑉𝐶𝑟

(3-14)

Since Da2 is conducting the voltage across auxiliary circuit inductor Lr1 is
𝑉𝐿𝑟1 = −(𝑉𝐶𝑟 + 𝑉𝑋 )

(3-15)

The auxiliary transformer’s primary side voltage is clamped to VX = VO/N, where N=N2/N1
is the turns ratio.
By differentiating equ. (3-12) with respect to time, the following equation can be obtained:
𝑑
𝑑
𝑑
𝑖𝐿𝑟1 (𝑡3 ) =
𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )
𝑑𝑡
𝑑𝑡
𝑑𝑡

(3-16a)

This can be rewritten as
𝑉𝐿𝑟1
𝑉𝐿𝑟2
𝑑2
(𝑡3 ) =
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 )
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(3-16b)

By substituting equ. (3-15) into equ. (3-16b), the following result can be obtained:
𝑉𝐶𝑟 + 𝑉𝑋
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(3-16c)

This can then be rewritten as
𝑉𝑋
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟1
𝑑2
(𝑡 )
(𝑡 )
(𝑡 )
+
+
+ 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟2 3 𝐿𝑟1
𝑑𝑡

𝑉𝐶𝑟 (𝐿𝑟1 + 𝐿𝑟2 ) + 𝑉𝑋 𝐿𝑟2
𝑑2
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝑑𝑡
By defining 𝐿𝑒 =

𝐿𝑟1 𝐿𝑟2
𝐿𝑟1 +𝐿𝑟2

, equ. (3-16c) can be simplified to

𝑉𝑋 𝐿𝑟2
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝐿𝑒
𝑑𝑡
This is also equal to:

(3-16d)
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𝑉𝐶𝑟
𝑑2
𝑉𝑋 𝐿𝑟2
(𝑡3 ) = −𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) −
(𝑡 )
𝐿𝑒𝑞
𝑑𝑡
𝐿𝑟1 𝐿𝑟2 3

(3-16e)

Solving these equations gives equ. (3-17), where:
𝜔1 =

1
√𝐿𝑟1 𝐶𝑟

𝜔𝑒 =

1
√𝐿𝑒 𝐶𝑟

𝑍1 = √

𝐿𝑟1
𝐶𝑟

𝑍𝑒 = √

𝐿𝑒 =

𝑉𝐶𝑟 (𝑡3) =

𝐿𝑟𝑒
𝐶𝑟

𝐿𝑟1 ∗ 𝐿𝑟2
𝐿𝑟1 + 𝐿𝑟2

(𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 ))
−
𝑤𝑒 2
𝑍2

(3-17)

Applying KVL to Fig. 3.5 results in:
𝑉𝐿𝑟1 (𝑡3 ) = − 𝑉𝐶𝑟 (𝑡3 ) − 𝑉𝑋 = −𝑉𝐿𝑟2 (𝑡3 ) − 𝑉𝑋

(3-18)

The above equation can be solved by integrating it over the interval of time for this mode
of operation. The initial magnitude of the auxiliary inductor current ILr1, which is equal to
zero, can be derived from the previous mode:

𝑖𝐿𝑟1 (𝑡3 ) =

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟1

sin(𝑤𝑒 𝑡3 )

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

+

𝐿𝑟1 2

𝑤𝑒

(3-19)

)

−

𝑉𝑋 𝑡3
𝐿𝑟1
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During this mode of operation, IS1 should go to zero or a negative value in order to meet
the ZCS conditions; therefore, the direction of current through S1 is changed and it flows
through its body diode. Based on Fig. 3.5, the following condition should be satisfied to
ensure the soft switching of S1:
𝑖𝑖𝑛 (𝑡3 ) − 𝑖𝐿𝑟1 (𝑡3 ) ≤ 0

(3-20)

This means that current 𝑖𝐿𝑟1 should be greater than 𝑖𝑖𝑛 (𝑡). Substituting equ. (3-20) into equ.
(3-19) results in
(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

𝑖𝑖𝑛 − (

𝑍2 𝐿𝑟1

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟1

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

−

𝑉𝑋 𝑡3
𝐿𝑟1

)≤0

(3-21)

By applying KVL in Fig. 3.5, the following expression can be written:
𝑑
𝑖 (𝑡 )
𝑑𝑡 𝐿𝑟2 3

(3-22)

𝑉𝐶𝑟
𝑑𝑖𝐿𝑟2 (𝑡3 ) = (
(𝑡 )) 𝑑𝑡
𝐿𝑟2 3

(3-23)

𝑉𝐶𝑟 (𝑡3 ) = 𝐿𝑟2
This can be rewritten as

The initial current through the second auxiliary inductor (iLr2(t2)) in this mode is 𝑖𝐿𝑟2 (𝑇2 ) =
𝑉𝑐𝑚
𝑍2

. By substituting equ. (3-22) into equ. (3-23), the current through the 𝐿𝑟2 can be

determined to be

𝑖𝐿𝑟2 (𝑡3 ) =

𝑉𝑐𝑚
𝑍2

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

−(

𝑍2 𝐿𝑟2

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

)

(3-24)

Auxiliary switch Sa is turned on to help the main switches turn off with ZCS. It should then
be turned off soon afterwards. At the end of this mode of operation, ISa should go to zero
or become negative so that Sa turns off with ZCS as well. It can be seen from Fig. 3.5 that:
𝐼𝑆𝑎 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 )

(3-25)
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In order to turn off the auxiliary switch (Sa) with ZCS, 𝑖𝐿𝑟2 (𝑡3 ) should be zero or negative.
This can be expressed as
𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡) ≤ 0

(3-26)

The time in which the currents of the main switches go to zero is equal to the time in which
VLr1 is at its maximum since all the currents go to Lr1 at that time
(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 )) (𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
𝑉𝐿𝑟1 (𝑡3 ) =
−
− 𝑉𝑋
𝑍2
𝑤𝑒 2

(3-27)

As a result, the following expression for t3 can be derived:

log

𝑡3 = −

(

2
2
𝑉 𝐿
𝑉
𝑉 𝐿
𝑉 𝐿
𝑉
√( 𝑋 𝑒 − 𝑋 )𝑗+((𝑉𝑐𝑚 𝐿𝑒 )2 𝑤𝑒 2 +( 𝑋 𝑒 ) −( 𝑋 𝑒 − 𝑋 ) )
2
2
2
𝐿
𝑍
𝐿
𝐿
𝑟1
2 𝑟1
𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝑉𝑋 𝐿𝑒 𝑉𝑐𝑚 𝐿𝑒
𝑗−
𝑤
𝑍2 𝐿𝑟1 𝑒
𝐿𝑟1 2

(3-27)
𝑗
)

𝑤𝑒

Adding the time of Mode 2 to Mode 3 sets the entire time that the auxiliary switch needs
to be turned on:
𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒 = 𝑡2 + 𝑡3

(3-28)

This results in

𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒

𝑉 𝑤 2𝑍
𝜋 − 𝑡𝑎𝑛−1 ( 𝑐𝑚 𝑒2 𝑒 )
𝑉𝑋 𝑤1 𝑍2
= 2(
)
𝑤𝑒

(3-29)

The voltage across the main diodes, VD1 and VD2, can be derived based on KVL in Fig. 3.5
to be:
𝑉𝐷2 + 𝑉𝑜 = 0

(2-30)

𝑉𝐷1 − 𝑉𝐶𝑟 − 𝑉𝐿𝑟1 − 𝑉𝑋 + 𝑉𝑜 = 0

(3-31)
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During this mode, 𝑉𝐿𝑟1 = − 𝑉𝐶𝑟 − 𝑉𝑋 , so equ (3-31) can be rewritten as
𝑉𝐷1 + 𝑉𝑜 = 0

(3-32)

The above-mentioned equations show that in this mode of operation, the voltage across
each of the main boost diodes is equal to the output voltage. This is one of the advantages
of this topology, that the maximum voltage across each of the main diodes is equal to the
output voltage.
The maximum voltage of the resonant capacitor, which is the maximum voltage across the
auxiliary switch, should be derived by considering Modes 4-6. At t3, Vcr is equal to equ.
(3-33), which can be the initial value for Vcr(t4):
𝑉𝐶𝑟_4 (0) =

(𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 ))
−
𝑤𝑒 2
𝑍2

(3-33)

The initial value of the current through Lr1 at Mode 4 can be expressed as
sin(𝑤𝑒 𝑡3 )
)
(𝑉𝐶𝑚 𝐿𝑒 )(1 − cos(𝑤𝑒 𝑡3 )) (𝑉𝑋 𝐿𝑒 ) (𝑡3 −
𝑤𝑒
𝑖𝑙𝑟1_4 (0) =
+
𝑍2 𝐿𝑟1
𝐿𝑟1 2
−

(3-34)

𝑉𝑋 𝑡3
𝐿𝑟1

The maximum voltage of the resonant capacitor at the end of this mode is:
𝑉𝐶𝑟 (𝑡4 ) = (𝑉𝐶𝑟4 (0) + 𝑉𝑋 )(cos(𝑤1 𝑡4 )) +

𝑖𝑙𝑟14 (0)(sin(𝑤1 𝑡4 ))
𝑐𝑟 𝑤1

− 𝑉𝑋

(3-35)

The time duration of Mode 4 can be expressed as

log

𝑡4 = −

(

2
2
𝑉 𝐿
𝑉
𝑉 𝐿
𝑉 𝐿
𝑉
𝑉
𝐿
( 𝑋 2𝑒 − 𝑋 )𝑖+√(( 𝑐𝑚 𝑒 )2 𝑤𝑒2 +( 𝑋 2𝑒 ) −( 𝑋 2𝑒 − 𝑋 ) )
𝐿
𝑍
𝐿
𝐿
𝑟1
2
𝑟1
𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝑉𝑋 𝐿𝑒 𝑉𝑐𝑚 𝐿𝑒
𝑖−
𝑤
𝑒
𝑍2 𝐿𝑟1
𝐿𝑟1 2

𝑤𝑒

(3-36)
𝑖
)

-
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𝑡𝑎𝑛−1

(2 ∗

(

2
(𝑉𝑋 𝑤1 2 ) √(𝑉𝑋 𝑤1 2 ) (𝑉𝑐𝑚 𝑤𝑒 𝑍𝑒 )2
−
+
𝑤𝑒
𝑤𝑒
𝑍2
(𝑉𝑐𝑚 𝑤𝑒 𝑍𝑒 )
𝑍2

+𝜋
)

𝑤𝑒

)

During Mode 5, Vcr keeps increasing so that the current through S2 starts to become less
negative. The negative current through body diode of S2 rises to zero, thus the auxiliary
diode Da2 stops conducting at the end of this mode.
The initial conditions for equ. (3-37) and equ. (3-38) are Vcr_5(0) and iLr1_5(0), which are
the voltage of the auxiliary capacitor and the current of through Lr1 at the end of Mode 4.
𝑖𝐶𝑟 (𝑡5 ) = 𝑖𝐿𝑟1 (𝑡5 ) = 𝐶𝑟

−

𝑑2 𝑉𝐶𝑟 (𝑡5 )
𝑑𝑡 2

−𝐿

𝑉𝐶𝑟
𝑟1 𝐶𝑟

𝑑𝑉𝐶𝑟
(𝑡5 )
𝑑𝑡

(𝑡5 ) −

𝑉𝑋
𝐿𝑟1 𝐶𝑟

(3-37)

(3-38)

=0

Solving these equations gives the following expression for the voltage of the auxiliary
capacitor at the end of this mode:
𝑉𝐶𝑟 (𝑡5 ) = (𝑉𝐶𝑟5 (0) + 𝑉𝑋 )(cos(𝑤1 𝑡5 )) +

𝑖𝑙𝑟15 (0)(sin(𝑤1 𝑡5 ))
𝑐𝑟 𝑤1

− 𝑉𝑋

(3-39)

The current through Lr1 can be expressed as
𝑖𝐿𝑟1 (𝑡5 ) = −((𝑐𝑟 𝑤1 )(𝑉𝐶𝑟5 (0) + 𝑉𝑋 )(sin(𝑤1 𝑡5 )))
+ (𝑖𝑙𝑟15 (0)(cos(𝑤1 𝑡5 )))
The time of Mode 5 can be expressed as

(3-40)
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log

𝑡5 = −

(

2
2
𝑉 𝐿
𝑉
𝑉 𝐿
𝑉 𝐿
𝑉
𝑉
𝐿
( 𝑋 2𝑒 − 𝑋 )𝑖+√(( 𝑐𝑚 𝑒 )2 𝑤𝑒2 +( 𝑋 2𝑒 ) −( 𝑋 2𝑒 − 𝑋 ) )
𝐿𝑟1
𝑍2 𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝑉𝑋 𝐿𝑒 𝑉𝑐𝑚 𝐿𝑒
𝑖−
𝑤
𝑍2 𝐿𝑟1 𝑒
𝐿𝑟1 2

𝑤𝑒

𝑡𝑎𝑛−1

-(2 ∗

(

2
(𝑉𝑋 𝑤1 2 ) √(𝑉𝑋 𝑤1 2 ) (𝑉𝑐𝑚 𝑤𝑒 𝑍𝑒 )2
−
+
𝑤𝑒
𝑤𝑒
𝑍2
(𝑉𝑐𝑚 𝑤𝑒 𝑍𝑒 )
𝑍2

𝑤𝑒

(3-41)
𝑖
)

-

+𝜋
)

)

It is worth noting that the maximum voltage across the auxiliary capacitor is achieved in
Mode 5 (Fig. 3.7), due to the resonance among Cr, Lr1, and Lr2. This mode ends when the
current through the Lr1 reaches zero.
The initial conditions for (3-33) and (3-34) are Vcr_6(0) and iLr1_6(0), which can be
calculated by substituting (3-31) into (3-29) and (3-30) respectively. Solving these
equations gives (3-35) - (3-37).
The initial conditions for equ. (3-42) and equ. (3-43) are Vcr_6(0) and iLr1_6(0) which are the
voltage of the auxiliary capacitor and the current through Lr1 at the end of Mode 5.
𝑖𝐶𝑟 (𝑡6 ) = 𝑖𝐿𝑟1 (𝑡6 ) = 𝐶𝑟

−

𝑑2 𝑉𝐶𝑟 (𝑡5 )
𝑑𝑡 2

−

𝑉𝐶𝑟(𝑡5 )
𝐿𝑟1 𝐶𝑟

−

𝑑𝑉𝐶𝑟
(𝑡6 )
𝑑𝑡

𝑉𝑋 −𝑉𝑂
𝐿𝑟1 𝐶𝑟

=0

(3-42)

(3-43)

Solving these equations gives the voltage of the auxiliary capacitor at the end of this mode:
𝑉𝐶𝑟 (𝑡6 ) = (𝑉𝐶𝑟6 (0) + 𝑉𝑋 − 𝑉𝑂 )(cos(𝑤1 𝑡6 )) +

𝑖𝑙𝑟16 (0)(sin(𝑤1 𝑡6 ))
− 𝑉𝑋 + 𝑉𝑜
𝑐𝑟 𝑤1

The current through Lr1 can be expressed as:

(3-44)
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𝑖𝐿𝑟1 (𝑡6 ) = −((𝑐𝑟 𝑤1 )(𝑉𝐶𝑟6 (0) + 𝑉𝑋 − 𝑉𝑂 )(sin(𝑤1 𝑡6 )))

(3-45)

+ (𝑖𝑙𝑟16 (0)(cos(𝑤1 𝑡6 )))
The duration of Mode 6 can be expressed as
𝑡𝑎𝑛−1 (
𝑡6 =

𝑖𝑙𝑟16 (0)
)+𝜋
(𝑐𝑟 𝑤1 )(𝑉𝐶𝑟6 (0) + 𝑉𝑋 − 𝑉𝑂 )
𝑤1

(3-46)

As an example of how the equations derived in this section can be used, Fig. 3.10 shows a
simple flowchart of a computer program that determines whether the auxiliary circuit is
functioning under steady-state conditions. This is done by determining whether the voltage
across capacitor Cr (Vcr) after the auxiliary circuit has gone through a cycle is equal to its
initial value before the auxiliary circuit was activated. Once it has been determined that the
auxiliary circuit is in steady-state, the desired value of a certain voltage or current (i.e.,
auxiliary switch peak current) can be determined for a specific operating point. When this
is done, the whole process can be repeated for several operating points until a curve is
generated.

90

Fig 3.10 Flow chart of the program to determine if the converter is operating
under steady-state conditions and obtaining the maximum value of the Vcr
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3.4

Design Procedure and Example

All the analysis and equations that have been presented in the previous section have been
derived from a DC input voltage. This is because the AC input voltage of the proposed
AC-DC interleaved ZCS boost converter can be considered to be a DC source during a
very short switching cycle. Therefore, the characteristic curves for the key components of
the proposed converter will be presented by using MATLAB simulations. Then, the value
of each component can be determined to satisfy the key design objectives. Finally, an
example will be given to illustrate the design procedure. It should be noted that the total
harmonic distortion should meet the IEEE 519 standard on harmonics.
There are some parameters that should be satisfied so that all the switches of the proposed
PWM AC-DC interleaved converter, which is shown in the following figure, can be turned
off with ZCS.
Based on the modes of operation, ZCS conditions for the main switches should be met
when the proposed converter operates in Mode 3 (Fig. 3.5). Since the auxiliary switch
should be turned off right after turning off the main switch, the ZCS for the auxiliary switch
must be met in this mode of operation as well. The equation that determines the ZCS
condition for the main switches was derived as follows:

sin(𝑤𝑒 𝑡3 )
)
(𝑉𝐶𝑚 𝐿𝑒 )(1 − cos(𝑤𝑒 𝑡3 )) (𝑉𝑋 𝐿𝑒 ) (𝑡3 −
𝑉𝑋 𝑡3
𝑤𝑒
(
+
−
)
2
𝑍2 𝐿𝑟1
𝐿𝑟1
𝐿𝑟1

(3-47a)

IS1 should go to zero or negative in order to meet ZCS conditions; thus, the current through
S1 should be diverted through its body diode. According to Fig. 3.5, 𝑖𝐿𝑟1 should be greater
than 𝑖𝑖𝑛 (𝑡) in order to provide the ZCS conditions for IS1:
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(3-47b)

(𝑉𝐶𝑚 𝐿𝑒 )(1 − cos(𝑤𝑒 𝑡3 ))
𝑖𝑆1,2 (𝑡3 ) = 𝑖𝑖𝑛 − (
𝑍2 𝐿𝑟1
(𝑉𝑋 𝐿𝑒 ) (𝑡3 −
+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒

𝐿𝑟1 2

−

𝑉𝑋 𝑡3
)≤0
𝐿𝑟1

When the result of the following formula is zero or negative, it means that the switching
losses related to turning off the auxiliary switch have been eliminated:
𝑖𝑆𝑎 (𝑡3 ) = 𝑖𝐿𝑟2(𝑡3 ) =

𝑉𝑐𝑚
𝑍2

−(

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟2

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

(3-48a)

+

)

Therefore, to turn off the auxiliary switch (Sa) with ZCS, 𝑖𝐿𝑟2 (𝑡) should be zero or negative:
𝑖𝑆𝑎 (𝑡3 ) = 𝑖𝐿𝑟2(𝑡3 ) =

𝑉𝑐𝑚
𝑍2

−(

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟2

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

(3-48b)

+

)≤0

It is worth noting that negative values of IS1 and ISa in equ. (2-39b) and equ. (2-40b)
represent a flow of current through the body diodes of the main and auxiliary switches,
respectively.
As can be seen from the above-mentioned equations, the prerequisite for meeting ZCS
conditions for the auxiliary switch depends mainly on the output voltage. Also, it can be
seen that the current through the main switch depends on both output voltage and input
current (iin), which can be calculated as follows:

𝑖𝑖𝑛 =

√2𝑃𝑜
𝜂 𝑉𝑖𝑛

(3-49)
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where the parameters of the above equation are defined as:
Iin= Rectified input current,
Vo= Output power,
Vin= Rectified input voltage,
𝜂 = Efficiency of the proposed interleaved converter.

3.4.1

Design Curves

It worth noting that in designing the components of the converter, the maximum magnitude
of Iin should be considered as the worst-case scenario. It can be seen from equ. (3-40b) that
if ZCS conditions can be met when the input current is at its maximum value (Iin = Iin,max),
then soft switching is ensured for all other values of the rectified input current. Based on
equ. (3-49), the maximum input current is obtained by considering the minimum input
voltage.
Another design objective that should be considered for turning off the main switches with
ZCS is that the current through Lr2 should be greater than the current through Lr1. This
ensures the current is diverted from the main switch to the auxiliary switch; thus the
magnitude of Lr1 should be greater than Lr2 to ensure ZCS across all operating loads. During
this time, ISa = ILr2 so that the maximum value of the auxiliary switch current can be
expressed as
𝐼𝑆𝑎,𝑚𝑎𝑥 =

𝑉𝑐𝑚
𝑍2

(3-50)

𝐿

As explained in the previous section (circuit analysis), 𝑍2 = √ 𝐶𝑟2 is defined as the
𝑟

characteristic impedance of the auxiliary circuit and Vo is defined as the output voltage.
Minimizing the peak current through the auxiliary switch at the end of Mode 2 can be
considered as another design objective.
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The peak voltage across the auxiliary switch is equal to the peak voltage across the
auxiliary capacitor and should be minimized. This voltage can be determined from
𝑉𝑆𝑎−𝑚𝑎𝑥 = 𝑉𝐶𝑚 = (𝑉𝐶𝑟6 (0) + 𝑉𝑋 − 𝑉𝑂 )(cos(𝑤1 𝑡6 )) +
𝑖𝑙𝑟1

6

(0)(sin(𝑤1 𝑡6 ))
𝑐𝑟 𝑤1

(3-51)

− 𝑉𝑋 + 𝑉0

In general, the following design objectives should be considered:
•

The conditions expressed in equ. (3-47b) and equ. (3-48b) should be satisfied for the
ZCS turn-offs of all main and auxiliary switches respectively. Since the proposed
interleaved converter operates in DCM, all switches are turned on with ZCS inherently.

•

The peak current through the auxiliary switch presented in equ. (3-50) should be
minimized.

•

The peak voltage across the auxiliary capacitor and auxiliary switch presented in equ.
(3-51) should be minimized.

Design graphs can be generated by MATLAB software; the relevant MATLAB programs
are presented in Appendix G. The most important feature of these graphs is the ability to
check that the current through and voltage across any component of the proposed
interleaved converter at the start of a switching cycle is the same as that at the end of the
switching cycle. Doing so ensures that steady-state operation has been achieved. Graphs
that have been generated by MATLAB and that can be used to confirm steady-state
operation are shown in Fig. 3.10. The simulated voltage and current waveforms of each
component of the proposed interleaved converter should be identical for every switching
cycle. When this prerequisite is satisfied, the voltage across and current through each
component can be determined. If this procedure is done for an interval of values for each
component, then their characteristic curves and graphs can be obtained by MATLAB.
These graphs indicate how changing a particular component value such as an inductor or a
capacitor affects the current and voltage waveforms of the proposed converter. The curves
are generated for the following operating conditions:
•

Output Voltage: V0= 400 Volts DC
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•

Output Power: P0= 1 kW

•

Input Voltage: Vin= 85- 265 Volts RMS

•

Expected Efficiency: 𝜂 = 95 %

•

Switching Frequency: 𝑓𝑆 = 𝑇 = 50 kHz.

1

𝑆

The design procedure that is presented here is iterative and requires several iterations
before the final design can be completed. Only the final iteration will be shown in the
example that follows. The key auxiliary circuit components that should be designed are the
resonant capacitor (Cr), the two auxiliary circuit inductors (Lr1 and Lr2), and the transformer
turns ratio.
The key circuit voltages that need to be considered are the output voltage (V0= 400 V) and
the worst-case input voltage. This input voltage is the voltage that causes the maximum
current to flow through the converter, which is the minimum input voltage (Vin=8 5 V).
Based on equ. (3-47b), if the auxiliary circuit can be designed to maintain ZCS under worstcase conditions with minimum the input voltage and the maximum load, then it can operate
under all other conditions.
The maximum input current, assuming a targeted efficiency of 95% is determined by
substituting Vin= 85 V into equ. (3-49), resulting in:

𝑖𝑖𝑛,𝑚𝑎𝑥 =

√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 𝐴
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

It should be noted that to maintain ZCS for the main switches, the value of the maximum
current through the auxiliary switch should be greater than the input current. In order to
ensure ZCS operation of the main switches, a potential maximum current of 17.5 A needs
to be diverted away from these switches. This means that a current of at least 17.5 A must
be allowed to flow in the auxiliary switch. To fully ensure ZCS operation, the current that
can flow in the auxiliary switch should be more than this. Assuming a conservative 20% 30% margin, the converter can be designed to ensure that the auxiliary switch conducts 22
A of current so that
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𝑖𝑠𝑎,𝑚𝑎𝑥 =

𝑉𝑐𝑚
> 𝑖𝑖𝑛,𝑚𝑎𝑥
𝑍2

𝑖𝑠𝑎𝑚𝑎𝑥 =

3.4.2

(3-52)

𝑉𝑐𝑚
= 22 𝐴
𝑍2

Design Procedure for the Main Power Circuit

First, the main power circuit components need to be chosen which are two input inductors
(L1 and L2), two main boost diodes (D1 and D2), two main switches (S1 and S2), and the
output capacitor (Co).

3.4.2.1

Design Procedure for Input Inductors L1 and L2

In designing the input inductors, interleaving needs to be considered. As discussed earlier,
the input current of each module can be made to be discontinuous. The following equation
can be used to determine the maximum input inductor value that allows the converter to
operate in DCM:

𝐿𝑖𝑛,𝑚𝑎𝑥 <

𝐷(1 − 𝐷)2 𝑅
2𝑓

(3-52)

where:
Lin,max= Maximum value for input inductors in order to work in DCM,
D= Duty cycle of the main switches,
R= Load,
𝑓 = Main switch frequency.
f is set to be 50 kHz for this example. R can be determined from the following equation:
𝑉𝑜 2
𝑃𝑜 =
𝑅
Substituting the design specifications for this example into equ. (3-53) yields

(3-53)
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𝑉𝑜 2 yields 4002
𝑅=
→
= 160 Ω
𝑃𝑜
1000
The maximum duty cycle when the converter is in DCM, Dmax, can be expressed as
𝑉𝑜
𝑉𝑖𝑛,𝑝𝑒𝑎𝑘

>

1
1 − 𝐷𝑚𝑎𝑥

Through substitution, the maximum value of duty cycle is found to be
𝐷𝑚𝑎𝑥 < 1 −

𝑉𝑖𝑛,𝑝𝑒𝑎𝑘
𝑉𝑜

(3-54)

Substituting into equ. (3-54) results in
𝐷𝑚𝑎𝑥 < 1 −

√2 ∗ 85 yields
→
𝐷𝑚𝑎𝑥 < 0.7
400

For a sufficient margin, Dmax is chosen to less than 0.65 and equ. (3-52) can then be solved
as follows:

𝐿𝑖𝑛,𝑚𝑎𝑥

𝐷(1 − 𝐷)2 𝑅 yields 0.65 ∗ (1 − 0.65)2 ∗ 160
<
→
< 127 µ𝐻
2𝑓
2 ∗ 50000

Lin is chosen to be L1=L2= 125 µ𝐻.

3.4.2.2

Design Procedure for Output Capacitor CO

The capacitor should be selected so that it can store enough energy to maintain the output
voltage above a specified minimum voltage (Vmin) that the load can temporarily operate
with when the input voltage is not available for a specified amount of time called the holdup time (Th). For this example, Vmin is chosen to be 350 volts and the holdup time (Th) is
chosen to be 20 ms. During this time, the following amount of energy is transferred to the
output:
E = 𝑃𝑜 𝑇ℎ

(3-55)
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This energy can be expressed as
𝐶𝑜 (𝑉𝑜 2 − 𝑉𝑜,𝑚𝑖𝑛 2 )
𝐸=
2

(3-56)

A value for the output capacitor can be determined as follows:
𝐶𝑜 ≥

3.4.2.3

2𝑃𝑜 𝑇ℎ

yields

(𝑉𝑜 2 − 𝑉𝑜,𝑚𝑖𝑛 2 )

→

2 ∗ 1000 ∗ 0.02
= 1.06 𝑚𝐹
(4002 − 3502 )

Design Procedure for Main Switches S1 and S2

The two main factors that should be considered in designing the main boost switches are
the maximum current flowing through them and the maximum voltage across them. As
was shown in the equations, the maximum current through the main boost switches is less
than the maximum current through the input inductors:

𝑖𝑆1,𝑚𝑎𝑥 = 𝑖𝑆2,𝑚𝑎𝑥 < 𝑖𝐿1,𝑚𝑎𝑥 = 𝑖𝐿2,𝑚𝑎𝑥 < 𝑖𝑖𝑛,𝑚𝑎𝑥 =

√2 𝑃𝑜 yields √2 ∗ 1000
→
= 17.5 A
𝜂 𝑉𝑖𝑛
0.95 ∗ 85

The second parameter is the maximum voltage across the main boost switches. It was
shown in Mode 6 that the maximum voltage across the main switch is clamped to the output
voltage so that
𝑉𝑆1,𝑚𝑎𝑥 = 𝑉𝑆2,𝑚𝑎𝑥 = 𝑉𝑜 = 400 V
STGP 10NC60KD IGBT devices with 400 peak voltage stress and 20 A peak current stress
are selected as the main boost switches.

3.4.3

Design Procedure for the Auxiliary Power Circuit

The key auxiliary components that need to be designed are one auxiliary switch (Sa), two
auxiliary inductors (Lr1 and Lr2), the resonant capacitor (Cr), and the auxiliary transformer.
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Figs. 3.11-3.18 show graphs of main switch current vs time and auxiliary switch current vs
time for various parameters. Fig. 3.11 and Fig.3.12 show graphs for the main switch current
versus time and the auxiliary switch current versus time with fixed values of Lr1, Lr2, and
N with varying values of Cr. Fig. 3.13 and Fig.3.14 are graphs with fixed values of Cr, Lr1,
and N, with varying values of Lr2. Fig. 3.15 and Fig. 3.16 are graphs with fixed values of
Cr, Lr2, and N, with varying values of Lr1. Fig. 3.17 and Fig. 3.18 are graphs with fixed
values of Cr, Lr2, and Lr1, with varying values of N. Each of the graphs in Figs. 3.11-3.18
are drawn with the start of Mode 3 as t = 0 as this is when current begins to be diverted
from the main switch after the auxiliary switch has been turned on, which happens during
Mode 2. For all of the curves in the graphs, current falls after t = 0. If a current curve in
these graphs reaches zero or becomes negative, this is an indication of ZCS because this
means that the current in the switch can be removed and/or current can flow in the bodydiode of the switch device. If a current curve cannot reach zero, this is an indication that
current cannot be fully removed from a switch so that that switch cannot turn off with ZCS.
A. Resonant Capacitor (Cr)
In order to have less voltage stress on the auxiliary switch, the peak auxiliary switch voltage
(Vcr) is designed to be approximately 450 V, as determined from equ. (3-51). This value
was chosen by considering the fact that the auxiliary switch is not directly connected across
the anode of a boost diode and ground. It should be noted that this voltage would be much
higher if there was no transformer (Ta) to help transfer energy to the output.
In Fig. 3.11 and Fig. 3.12, it can be seen that by decreasing the value of the resonant
capacitor (Cr), the maximum current through the auxiliary switch is decreased, but the ZCS
condition of the main switches is lost as the current cannot fall to zero.
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Fig. 3.11. Effect of increasing the Cr on the ZCS conditions for S1,2
Cr should impose a negative voltage across resonant inductor Lr2 after Sa is turned on to
allow current to be transferred away from either S1 or S2 before a turn-off occurs to ensure
that it is done with ZCS. A negative voltage across Cr allows current to be diverted away
from a main switch to Cr. Cr should be large enough to ensure that its voltage does not
become positive as this transfer of current is taking place, but not too large as this will force
the auxiliary switch to be on for a longer amount of time, thus increasing its losses.
According to Fig. 3.11 and fig. 3.12, Cr should be greater than 8 nF in order to ensure that
the main switches and the auxiliary switch can turn on with ZCS – the main switches will
not be able to turn on with ZCS if Cr is less than 8 nF. Cr should not be too large, however,
as this would increase the peak current stress and slow down the transfer of current away
from the auxiliary switch, which would require that the auxiliary switch be on longer, thus
increasing the RMS current stress and conduction losses. In order to have an appropriate
margin for ZCS and maintain the maximum current through the auxiliary switch between
18-22 Amps, Cr is chosen to be 12 nF.
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Fig. 3.12. Effect of increasing the Cr on the ZCS conditions for Sa

B. Resonant inductor (Lr2)
With a value of Cr chosen and the maximum auxiliary switch current set to be 22 A, as
described at the start of this section, a value of Lr2 can be determined as follows:

𝑖𝑠𝑎𝑚𝑎𝑥 =

𝑉𝑐𝑚
𝑉𝑐𝑚
=
= 22 𝐴
𝑍2
𝐿𝑟2
√
𝐶𝑟

22 =

450
𝐿𝑟2
12𝑒−9

√

→ 𝐿𝑟2 = 4.9 𝜇𝐻

This value of Lr2 is a preliminary value that can only be set in conjunction with Lr1, which
will be described next.
C. Resonant inductor (Lr1)
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The choice of Lr1 can be made by using the graphs of Lr2/Lr1 in Figs 3.13-3.16. As can be
seen from Fig. 3.13 and Fig. 3.14, the ratio of Lr2/Lr1 should be small enough to minimize
the time that the auxiliary switch is on, thereby reducing RMS switch current stress and
conduction losses. It should, however, also be large enough to reduce the auxiliary peak
current.

Fig. 3.13. Effect of increasing the Lr2 on the ZCS conditions for S1,2
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Fig. 3.14. Effect of increasing the Lr2 on the ZCS conditions for Sa

Fig. 3.15. Effect of increasing the Lr1 on the ZCS conditions for S1,2
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Fig. 3.16. Effect of increasing the Lr1 on the ZCS conditions for Sa
Based on the characteristic curves in Fig. 3.15 and Fig. 3.16, the value of Lr1 should be
greater than that of Lr2. This is because the current through Lr1 should be less than current
through Lr2 in Mode 3 of operation to divert the current from the auxiliary circuit and turn
it off with ZCS. In other words, Lr2/Lr1 should be less than 1 because the auxiliary switch
will not be able to turn off with ZCS otherwise. Lr2/Lr1 should not be too small, however,
as it would cause the maximum current through the auxiliary switch to increase. As a result,
a ratio of Lr2/Lr1 = 0.95 is chosen to have lower peak current but maintain ZCS. Knowing
the ratio and that Lr2 = 4.9 µH, Lr1 can be set to be 5.15 µH.
𝐿𝑟1 > 𝐿𝑟2 → 𝐿𝑟1 = 5.15 𝜇𝐻
D. Transformer (Ta) Turns Ratio (N)
The value of N, defined as the ratio of N2/N1, cannot be too large or too small as the
converter switches will not be able to operate with ZCS in either case. As shown in Fig.
3.17 and Fig. 3.18, by increasing the value of N, the ability of the auxiliary switch to turn
off with ZCS is reduced as the current in the switch becomes less likely to fall to zero.
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Fig. 3.17. Effect of increasing the N on the ZCS conditions for S1,2

Fig. 3.18. Effect of increasing the N on the ZCS conditions for Sa
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According to Fig. 3.18, the auxiliary switch cannot be turned off with ZCS if N > 5. If too
small of a value for N is chosen (e.g. N < 3), however, the ZCS condition for the main
switches will be lost because the counter voltage produced at the transformer’s primary
will be too high. It will then counteract the voltage across Cr to such an extent that the full
amount of the main switches’ current will not be diverted. As a result, the value of N should
be between 3 and 5.
Fig. 3.19 shows the power that the transformer transfers to the load for different turns ratios.
It can be seen from this graph that as N is decreased, the transformer must handle more
power and thus must be made larger. As a result, if the range of N that allows the converter
switches to operate with ZCS is between 3 and 5, then a value of N = 5 should be chosen
to minimize the amount of power that the transformer must handle and thus its size.
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Fig. 3.19. Auxiliary transformer power vs turns ratio.
E. Operating Time of the Auxiliary Switch
The time that the auxiliary switch operates, which is the time it needs to perform ZCS for
itself and the main switches, was derived in equ. (3-29). By substituting in the values of
the parameters that have been chosen in this section: Lr1= 5.15 µH, Lr2= 4.9 µH, N=5,
Cr=12 nF, and the Vcm=450 V, the time that the auxiliary switch needs to perform ZCS for
main switches and itself is found to be equal to 0.6 µs.
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450𝑤𝑒 2 𝑍𝑒
)
𝑉𝑋 𝑤1 2 𝑍2
= 0.6 µs
𝑤𝑒

𝜋 − 𝑡𝑎𝑛−1 (
𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒 = 2 ∗

3.5

Comparison of Power Losses

The key power losses of the converter are discussed in this section (only the key power
losses are covered to simplify the discussion). The loss analysis of the proposed converter
is made based on three main sources of losses: conduction losses, switching losses and
transformer losses. In addition, a comparison is made for the proposed converter when it
works with ZCS and without ZCS. There are three main sources of conduction losses in
the proposed converter: power losses in IGBT devices, power losses in diodes (e.g. device
body diodes, output, and auxiliary diodes), and transformer winding losses. Switching
losses will be considered only when the converter is operating without ZCS. The
conduction losses of the inductors are not considered here. These losses can be reduced
using inductors with high quality factor, but with higher cost as well. More details will be
explained as follows:
A. Conduction Losses of the IGBT Transistors
In the proposed converter, there are two main switches and one auxiliary switch and the
power dissipated when current is flowing through the IGBT switches can be determined
from
1 𝑇𝑠
2
𝑃𝑐 = ∫ 𝑃𝑐 (𝑡)𝑑𝑡 = 𝑣𝐶𝐸0 𝐼𝑠𝑎𝑣𝑔 + 𝑟𝑐 𝐼𝑠𝑟𝑚𝑠
𝑇𝑠 0

(3-57)

Ts is the switching cycle, Vceo is the collector-emitter saturation voltage, rc is the collector
resistor when the transistor is turned on, Isavg is the collector’s average current, and Isrms is
the collector’s RMS current. The conduction losses of the main switches (S1 and S2) can
be determined by
2
𝑃𝑐_𝑚 = 2(𝑣𝐶𝐸0 𝐼𝑠𝑚_𝑎𝑣𝑔 + 𝑟𝑐 𝐼𝑠𝑚_𝑟𝑚𝑠
)

(3-58)
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Ism_avg and Ism_rms can be determined by integrating the current waveform of each main
switch in DCM operation for a conventional boost converter as follows:
𝐼𝑠𝑚_𝑎𝑣𝑔 = (

𝐼𝑠𝑚_𝑟𝑚𝑠

𝑉𝑖𝑛 𝐷1 𝐷1
)( )
𝐿𝑖𝑛 𝑓𝑠
2

𝑉𝑖𝑛 𝐷1 𝐷1
)√
=(
𝐿𝑖𝑛 𝑓𝑠
3

(3-59)

(3-60)

Vin is the input voltage, Lin is the input inductor for one leg, D1 is the duty cycle during on
time, and fs is the switching frequency for main switch. The values of vco and rc can be
determined by the transistor specifications. The other conduction loss is the power loss in
the auxiliary switch (Sa), and it can be determined by using:
2
𝑃𝑐_𝑎 = 𝑣𝐶𝐸0 𝐼𝑠𝑎_𝑎𝑣𝑔 + 𝑟𝑐 𝐼𝑠𝑎_𝑟𝑚𝑠

(3-61)

Isa_avg and Isa_rms are the average and RMS collector currents for the auxiliary switch and
they can be calculated as follows:
𝑡2
𝑡3
1
(∫ 𝑖𝑠𝑎 (𝑡)𝑑𝑡 + ∫ 𝑖𝑠𝑎 (𝑡)𝑑𝑡 )
𝑇𝑠 𝑡1
𝑡2

(3-62)

𝑡2
𝑡3
1
2
2 (𝑡)𝑑𝑡 )
= √ (∫ 𝑖𝑠𝑎 (𝑡)𝑑𝑡 + ∫ 𝑖𝑠𝑎
𝑇𝑠 𝑡1
𝑡2

(3-63)

𝐼𝑠𝑎_𝑎𝑛𝑔 =

𝐼𝑠𝑎𝑟𝑚𝑠

It should be noted that isa during the time interval t1 to t2, is determined by equ. (3-11) and
isa during the time interval t2 to t3 is determined by equ. (3-48b).
B. Conduction Losses of the Diodes
The power dissipated when current is flowing through the body diodes of the converter
switches and through the output and auxiliary diodes can be determined by multiplying the
average value of the current (IFavg) by the forward voltage drop (VF), as follows:
𝑃𝐶𝐷 = 𝑉𝐹 𝐼𝐹𝑎𝑣𝑔

(3-64)
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In the proposed converter, the body diodes of the IGBT devices conduct for a very small
amount of time, thus, the conduction losses in these diodes will be neglected in this
analysis. The total conduction losses of the diodes in the proposed converter is
𝑃𝐶_𝐷 = 2(𝑉𝐹𝐷1 𝐼𝐹𝑎𝑣𝑔𝐷1 ) + 2(𝑉𝐹𝐷𝑎1 𝐼𝐹𝑎𝑣𝐷𝑎1 ) + 𝑉𝐹𝐷𝑎3 𝐼𝐹𝑎𝑣𝐷𝑎3

(3-65)

+ 𝑉𝐹𝐷𝑇1 𝐼𝐹𝑎𝑣𝐷𝑇1 + 𝑉𝐹𝐷𝑇2 𝐼𝐹𝑎𝑣𝐷𝑇2
C. Transformer Losses
Two kinds of transformer losses will be considered in this analysis: core loss and copper
(winding) loss. The core loss depends on the size of the transformer, therefore the
transformer’s size will be selected first. The core size of the transformers in the proposed
converter can be selected by using:
𝑃𝑡 (104 )
𝐴𝑃 =
𝐾𝑓 𝐾𝑢 𝐵𝑚 𝐽𝑓𝑠𝑤

(3-66)

Ap is the area product, Bm is the density, J is the current density, Ku is the window utilization
factor, Kf is the waveform coefficient, fsw is the switching frequency, and Pt is the
transformer’s apparent power. In this design ETD 29 is selected to be the cores of the
auxiliary transformer. The transformer’s core losses can be estimated from the
manufacturer’s datasheet and the transformer’s ohmic losses can be estimated as
2
2
𝑃𝑤𝑖𝑛𝑑−𝑇𝑟 = (𝑅𝑝𝑟𝑖 𝐼𝑝𝑟𝑚𝑠
+ 𝑅𝑠𝑒𝑐 𝐼𝑠𝑟𝑚𝑠
)

(3-67)

Rpri and Rsec are the primary and secondary winding resistances for the auxiliary
transformer, respectively. Iprms and Isrms are the primary and secondary RMS currents for
the auxiliary transformer, respectively.
D. Switching Losses
During a switching transition, there is an overlap between the voltage across the switch and
the current flowing through it and it is this overlap of voltage and current that creates losses.
Switching losses of IGBT devices in the proposed converter will only be considered in this
analysis when the auxiliary circuit is deactivated because there are no switching losses

110

when the auxiliary circuit is engaged. There are two types of switching losses: turn-on
losses and turn-off losses. The switching losses for one of the main switches is represented
as:
𝑃𝑠𝑤 = (𝐸𝑜𝑛 + 𝐸𝑜𝑓𝑓 )𝑓𝑠𝑤

(3-68)

where Eon is turn-on energy, Eoff is turn-off energy, and fsw is the switching frequency.
Since the proposed converter works under DCM mode of operation, the turn-on losses will
not be considered as the switches always turn on with ZCS. In other words, the proposed
converter only has turn-off losses when it works without the auxiliary circuit, which are
the dominant losses in IGBTs. The turn-off losses can be calculated as follows:
𝑃𝑠𝑤 = [(𝐴𝑜𝑓𝑓 𝐼𝑐 + 𝐵𝑜𝑓𝑓 ) 𝑍 ]𝑓𝑠𝑤

𝑍=

𝐸𝑜𝑓𝑓(𝑅𝑔𝑢𝑠𝑒𝑟 )

𝑉𝐷𝐶𝑜𝑓𝑓(𝑢𝑠𝑒𝑟)

𝐸𝑜𝑓𝑓(𝑇𝑗)

(3-69)
(3-70)

𝐸𝑜𝑓𝑓(𝑅𝑔𝑑𝑎𝑡𝑎𝑠ℎ𝑒𝑒𝑡 ) 𝑉𝐷𝐶𝑜𝑓𝑓(𝑑𝑎𝑡𝑎𝑠ℎ𝑒𝑒𝑡) 𝐸𝑜𝑓𝑓(𝑇𝑗𝑚𝑎𝑥 )

Aoff and Boff are parameters that can be calculated by using the datasheet of the IGBT
transistor such as in [54]. Ic is the collector current when the switch is turned off. Since the
gate resistor of the gate driver used in this paper does not have the same value as the gate
resistor in the test circuit specified in the datasheet, the actual values of the gate driver are
considered. Eoff(Rguser) is the turn-off energy of the actual gate resistor, Eoff(Rgdatasheet) is the
turn-off energy from the datasheet. VDCoff(user) is the actual collector voltage when the
switch is turned off, VDCoff(datasheet) is the collector voltage in the datasheet. Eoff(Tj) is the
turn-off energy at the operating temperature, and Eoff(Tjmax) is the turn-off energy at
maximum temperature.
E. Power Loss Comparison
In this section, a loss comparison between the proposed converter operating with and
without the auxiliary circuit (conventional interleaved converter) is presented. The
comparison is made at full load and 20% of rated power and is based on different power
losses: conduction of the switches (PC_S), switching (Poff), conduction of the diodes
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(PC_D), transformer (PTr), and other losses. The power loss breakdown for each converter
is shown in Fig. 3.20.

(a)

(b)

Fig. 3.20. Loss comparison for the proposed converter and the converter without
ZCS. (a) rated load, (b) 20% load.
It can be seen that at a light load, the hard-switching converter is more efficient, while at
rated power, the proposed soft-switching converter has considerably better efficiency than
the standard hard-switching converter (close to 60 W reduction in switching losses). Since
the proposed converter has the capability to operate with hard-switching at light loads and
operate with soft-switching at heavier loads, high converter efficiency can be maintained
throughout the load range.

3.6

Converter Features

The features of the proposed converter are reviewed in this section. The features that are
discussed in this section address the eight drawbacks that were stated in the Introduction
of this chapter.
a) The proposed converter has only one auxiliary circuit that helps the main switch in
both modules turn off with ZCS. Although this circuit may seem complex, the

112

number of passive elements in the circuit is comparable to that of two previously
proposed active circuits, and there is just one active switch instead of two.
b) There is no auxiliary circuit component in the main current path, so less expensive,
lower current and power rated devices can be used as auxiliary circuit components.
c) The auxiliary circuit does not inject current into the main converter switches, as is
the case with resonant-type auxiliary circuits in other ZCS-PWM converters. This
is because there is a blocking diode for each module that prevents the auxiliary
circuit from doing so. This makes the current stresses of the main switches the same
as those of the main switches of a hard-switching PWM boost converter.
d) The auxiliary switch has a ZCS turn-on because inductor Lr2 limits the rise of
current that starts to flow through it when it is turned on and has a ZCS turn-off as
described in Mode 3.
e) If desired, the auxiliary circuit does not have to be used when the converter is
operating under light-load conditions. This is unlike many ZCS-PWM converters
that require the auxiliary circuit to be used even under light-load conditions, where
it is actually detrimental as it has components in the main path of the circuit. This
helps improve light-load efficiency.
f) Energy that is pumped into the auxiliary circuit is not trapped inside it because the
auxiliary circuit transformer provides a mechanism by which some of it can be
removed through diodes DT1 and DT2. Without the transformer, energy that is
pumped into the auxiliary circuit from the main modules would have to be
dissipated in the auxiliary circuit, which would create losses.
g) The boost diode in each module has a lower peak voltage stress that that found in
other previously proposed ZCS-PWM converters with resonant auxiliary circuits.
This is because, the auxiliary circuit transformer makes the voltage of the anode
less negative since it provides a counter-voltage to the voltage across resonant
capacitor (Cr).
h) The RMS current stress of the auxiliary switch is significantly less than that found
in other ZCS-PWM converters. This allows the auxiliary circuit to be implemented
in a two-module interleaved boost converter and to assist both of the main converter
switches to turn off with ZCS. Also, it does so while allowing the converter to
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operate at a higher power level than other previously proposed interleaved ZCSPWM converters.
A more detailed explanation of the final feature is given here. In ZCS-PWM converters,
current must be gradually diverted away from the main switch for it to turn-off with ZCS.
If the current transfer is performed too quickly, the main switch IGBT will not have a soft
turn-off due to residual charge in the device. In converters where a snubber capacitor is
connected across the main switch/series inductor, the snubber capacitor voltage can swing
to as high as –Vo. If this voltage swing from Vo to –Vo is too fast, then the current diversion
away from the main switch will be too fast as well. As a result, this voltage swing needs to
occur gradually, which means that the snubber capacitor needs to be discharged gradually.
The auxiliary switch, therefore, must conduct current for some time (but not as long as the
main switch) in order for the main switch to turn off with ZCS.
In the proposed converter, since the transformer in the auxiliary circuit in placed in series
with capacitor Cr, where it acts like a counter voltage source, the current transfer will
automatically be more gradual as the net voltage across Lr1 is reduced. Cr can thus be
discharged more quickly so that the polarity of its voltage swings to negative, which allows
current to be diverted away from a main switch. As well, the counter voltage produced by
Ta prevents this capacitor from then being charged too quickly and causing the time
window for ZCS to be lost. As a result, the auxiliary switch in the proposed converter does
not have to stay active for as long as the auxiliary switch in other ZCS-PWM converters
because it can be used just to quickly discharge Cr. RMS current stress is lower and cheaper
so a lower current-rated device can be used as the auxiliary switch. Even more important,
given the fact that the auxiliary switch is activated twice during a switching cycle, as stated
in the Introduction, it allows the proposed multi-module converter to operate at higher
power levels despite having one auxiliary switch. This is in comparison to other previously
proposed interleaved multi-module ZCS-PWM converters that that have just one auxiliary
switch.
Table 3.1 shows a list of previously proposed ZCS-PWM converters that use auxiliary
switch to perform ZCS. The key things to note from this table are as follows:
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Table 3.1 Comparison of ZCS-PWM converter features
Reference

BC/IBC(1) Features

Taux-

PkW

(2)
µs

A

B

C

D

E

F

G

H

[15]

IBC

3

0.6

[17]

IBC

3

1.2

[18]

IBC

1.5

0.5

[20]

IBC

14

0.25

[21]

IBC

2.5

0.25

[22]

BC

2

1

[23]

IBC

7

1

[25]

BC

0.6

0.3

[26]

IBC

0.6

0.2

[27]

IBC

1.5

0.12

[28]

BC

-

16

0.7

[30]

BC

-

10

1

[34]

BC

-

4

2.5

[55]

BC

-

8

0.25

[56]

BC

-

4

0.5

Proposed

IBC

0.6

1

Converter

-

-
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•

Table 3.1 includes references to ZCS-PWM converters that consist of just one
module and are non-interleaved. This is to examine whether these converters can
be adapted to two-module interleaved converters.

•

The proposed converter is the only converter that has all eight of the features that
are discussed in this section.

•

The conducting-time of the auxiliary switch after it has been activated is much less
than that of almost all the other converters, as can be seen in the second last column.
With some of the other converters, the conducting-time is so long that the auxiliary
circuit must handle a considerable amount of power. If lower power-rated
components are used in the auxiliary circuit, this places limitations on the power
that the converter can operate with, as can be seen in the last column. It should be
noted that non-interleaved ZCS-PWM converters cannot be adapted for use in ZCSPWM interleaved converters if the auxiliary switch conducting-time is significant.

3.7

Experimental results

A prototype of the proposed converter was built to confirm its feasibility. The prototype
was built with the following specifications as indicated at Table 3.2: Input voltage Vin =
85-265 Vrms, output voltage Vo = 400 Vdc, switching frequency fsw = 50 kHz, and maximum
output power Po,max = 1 kW. The picture of the prototype, which is a simple proof-ofconcept prototype, is shown in Fig. 3.21 and the experimental results are shown in Figs.
3.22- 3.28.

Fig. 3.21. Prototype Picture
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Table 3.2 Specification of the converter components
Symbol

Item

Value

Vin

Input voltage

85- 265
Volts

Vout

Output voltage

400 Volts

Po,max

Maximum output power

1000 W

Po,min

Minimum output power

200 W

fsw,main

Main switches frequency

50 k HZ

fsw,aux

Auxiliary switch frequency

100 k HZ

S1,S2

Main switches

K20H603

Sa

Auxiliary switch

K20H603

L1, L2

input inductors

120μH

Co

Output capacitor

1000μF

D1, D2

Output diodes

40EPF06

Da1, Da2,

Auxiliary diodes

40EPF06

DT1, DT2

Output auxiliary diodes

LXA20T600

Cr

Auxiliary capacitor

12nf

Lr1

Auxiliary inductance

5.15 μH

Lr2

Auxiliary inductance

4.9 μH

n

The turns ratio of the auxiliary transformer

1:5:5

Da3
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Fig. 3.22 shows typical input voltage and input current waveforms. It can be seen that the
input current is sinusoidal, in phase with the input voltage, and continuous. Fig. 3.23 shows
current waveforms for input boost inductors L1 and L2. It can be seen that these currents
are discontinuous and identical. Fig. 3.24 shows the interleaved current that is a sum of the
currents in L1 and L2.
Typical current and gating signal waveforms for one of the main switches are shown in
Fig. 3.25. It can be seen that the switch can be turned on and off with ZCS, without a
current tail, because the current through the switch goes to zero before turning off. The
same waveforms are shown in Fig. 3.26 for the auxiliary switch, and it can be seen that the
auxiliary switch turns on and off with ZCS as well. Fig. 3.27 shows the voltage and the
current of one of the main boost diodes where the maximum voltage of the diode is clamped
to the output voltage, which is 400 V. Fig. 3.28 shows the voltage across the auxiliary
capacitor which is less than 450 V as discussed in the design procedure.
It should be noted that there is some voltage oscillation in the waveforms of Fig. 3.25 and
3.28 when one of the main switches is turned on. This oscillation is caused by the
interaction of the input inductor and the output capacitance of the main switch in a module.
This phenomenon arises when the input inductor current of a module is discontinuous. It
has nothing to do with the proposed auxiliary circuit and can be found in any boost
converter operating with a discontinuous input current. A full explanation of this
phenomenon can be found in [33].
Efficiency measurements show a maximum converter efficiency above 97% that is caused
by a 70 W reduction of switching losses, which is close to the 60 W reduction that was
predicted by the loss analysis, and by improvement in light-load efficiency by 4 % when
the auxiliary circuit is disengaged. Fig. 3.29 shows an efficiency comparison of the
proposed ZCS-PWM. The interleaved boost converter and a conventional hard switching
PWM interleaved boost converter were implemented on the same prototype, one with the
auxiliary circuit and one without.
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Vin

Iin

Vin: 100 V/div, Iin: 20 A/div, t= 5 ms/div

Fig. 3.22. Input current and input voltage

IL1

IL2

IL: 10 A/div, t= 5 µs/div

Fig. 3.23. Input inductors currents
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IL1 + IL2

IL: 10 A/div, t= 5 ms/div

Fig. 3.24. Interleaved current

VS1
IS1

ZCS – Turn on

ZCS – Turn off

VS1: 200 V/div, IS1: 5 A/div, t= 2.5 µs/div
Fig. 3.25. S1 current and voltage
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ISa

VSa

ZCS – Turn on

ZCS – Turn off

VSa: 200 V/div, ISa: 10 A/div, t= 1 µs/div

Fig. 3.26. Sa current and voltage

VD1

ID1

VD1: 250 V/div, ID1: 10 A/div, t= 5 µs/div
Fig. 3.27. D1 current and voltage
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VCr

0
Vg-Sa

VCr: 400 V/div, t= 2.5 µs/div
Fig. 3.28. Cr voltage
Hard-Switching
Soft-Switching
Proposed converter with proposed
method of operation
98

% Efficiency

96
94
92
90
88
86
200 300 400 460 500 600 700 800 9001000

Output Load (W)
Fig. 3.29. Interleaved boost converter efficiency with input voltage Vin=85 V and
output voltage V0=400 V.
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As can be seen from Fig. 3.29, the efficiency of the conventional converter is decreased by
increasing the load, whereas the efficiency of the proposed converter is increased. The
proposed converter has a significantly better efficiency than the conventional PWM boost
converter above 40% of the full load, which is 1 kW, and its efficiency is consistently about
95%. The main reason for this, is that the auxiliary circuit losses dominate when the
converter is operating under light loads.
Auxiliary circuit losses include turning on and off the auxiliary switch and additional
conduction losses as there can be an increased amount of circulating current flowing in the
converter. ZCS-PWM converters achieve their improved efficiency over hard-switching
converters at heavier loads, when the eliminated switching losses of the main switches especially the IGBT current tail losses - are greater than the auxiliary circuit losses. It
should be noted that it is possible with the proposed converter to operate the converter with
hard-switching when the converter is operating with light loads and with ZCS when it is
operating with heavier loads, so that the converter can operate with “maximum” efficiency
throughout the entire load range.
The proposed converter needs only one auxiliary circuit with just one active switch to help
the two main converter switches turn off with ZCS. This auxiliary circuit does not need to
be used when the converter is operating with light loads and its switch can be turned on or
off with ZCS. None of its components are in the main path of the current of any of the
modules so cheaper, lower current and power rated devices can be used as auxiliary circuit
components. Blocking diodes prevent the auxiliary circuit from injecting current into any
of the main switches.
•

The proposed converter has a transformer in its auxiliary circuit. This transformer
allows energy that would otherwise be trapped in the auxiliary circuit to be
transferred to the load.

•

Since there are no auxiliary components in the path of the main boost diodes, the
peak voltage stress across them is clamped to the output voltage. This is
significantly less than the voltage stress of two times Vo found in some other ZCSPWM converters.
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•

The auxiliary circuit transformer helps reduce the RMS current stress of the
auxiliary switch. Due to how the transformer is placed in the auxiliary circuit, the
on-time of the auxiliary switch and thus its RMS current stress can be reduced
significantly. For the proposed converter, an on-time of 0.6 µs was used, which is
much less than the on-time typically found in other ZCS-PWM converters.

To the best knowledge of the authors, no other presently existing ZCS-PWM interleaved
boost converter has all these features.
It should also be mentioned that it is the existence of transformer Ta, and its appropriate
placement in the auxiliary circuit, that allows the auxiliary switch to be implemented with
a lower on-time than the auxiliary switches in other previously proposed interleaved ZCSPWM boost converters. The transformer puts a counter voltage in the resonant circuit path
that slows down the transfer of current away from the main circuit module switches. Due
to this, the auxiliary switch needs to be on for only a very short amount of time to quickly
change the polarity of Cr. As a result, it is possible to implement an interleaved AC-DC
boost converter with just one auxiliary circuit for heavier loads because the auxiliary switch
will not have severe RMS stresses. This removes the need for a second auxiliary circuit, so
that any increase in cost, size, and weight due to Ta is more than offset by the elimination
of a second auxiliary circuit.
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3.8

Conclusion

A new AC-DC interleaved ZCS-PWM converter is proposed in this chapter. In the chapter,
its operating principles, modes of operation, and features were discussed. An analysis of
the converter’s steady-state operation was performed, and the results of the analysis were
used to generate graphs of characteristic curves for various parameters that were then used
to develop a design procedure. The design procedure was demonstrated with an example
and the results of the example were used to implement a proof-of-concept experimental
prototype that confirmed the feasibility of the converter.
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4

A Novel ZCS PWM Buck Converter with Improved
Light-Power Efficiency in Wind Power Systems

4.1 Introduction
There is a growing worldwide demand for increasing the penetration of renewable energies
and reducing the emissions of greenhouse gases. In places where the transmission
infrastructure is weak or there are no centralized utility grids, and in rural areas where
building transmission lines is not cost-effective, off-grid stand-alone wind turbine have a
vital role to play in generating on‐site electricity. Based on the International Renewable
Energy Agency (IRENA), an estimated 1.16 billion people (17% of the world’s population)
currently live without access to electricity. This creates a large market for off-grid
distributed renewable systems where wind turbines can be a cost-effective replacement for
diesel generators or can be used in tandem with diesel generators. Either option would
reduce fuel consumption and as a result decrease the emission of Greenhouse gases,
creating an important market for off-grid wind power systems specifically in residential
applications.
Small wind turbines used in residential applications typically range in size from 400 W to
20 kW [57]. These small wind turbines can lower the price of energy by 50%–90% by
avoiding the high costs of having utility power lines extended to a remote location or
operating a diesel generator 24/7. Small wind electric systems can also be used for a variety
of other applications, including water pumping on farms and ranches [58]. Thus, there is
a significant trend toward using these small wind turbines around the world (1100 MW)
and in north America (170 MW) [59].
In order to increase their reliability, energy storage systems (ESSs) such as batteries are
often used with wind turbines as a hybrid system [60]. Therefore, power converters such
as buck or boost should be implemented to decrease or increase the output voltage of the
wind turbine to the batteries’ level, which usually is in the range of 24-48 V. The overall
cost of batteries is high due to the high capital cost, maintenance, and short lifetime. Thus,
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to reduce the project cost in low power applications, only one or two batteries are used so
the voltage is low and a buck converter is needed. In higher power applications, it is likely
to connect several batteries in series to form higher voltages, therefore boost converters are
used. In this section, a small wind turbine for a low power, standalone home is discussed
so a buck converter will be covered.
Two module buck converters, such as the ones shown in Fig. 4.1.a, are implemented to
decrease the current stress of each switch and to charge the batteries faster with higher
current. Fig. 4.1.a shows a standard interleaved buck converter where AC input voltage is
stepped down to charge the ESS. The main buck switches, in addition to their traditional
duties, can be used for maximum power point tracking (MPPT) and Sb is used to control
the charging of the batteries, as discussed in [60]. Fig. 4.1.b shows a stand-alone wind
turbine which charges its batteries with a buck converter.
These converters operate with a high frequency, therefore, it is beneficial to implement
soft-switching features to reduce the switching losses. Soft-switching methods for these
converters can either be zero-voltage switching (ZVS) if they are implemented with
MOSFETs or zero-current switching (ZCS) if implemented with IGBTs. Although recently
developed wide bandgap devices represent the future of semiconductor technology, silicon
(Si) IGBTs are still widely used in converters such as the one in Fig. 4. 1.a. This is because
they are thought to be cheaper, more readily available, and more reliable; they also have
fewer conduction losses than MOSFETs. Si-IGBTs, however, have a turn-off current tail
that overlaps with voltage, thus creating considerable turn-off switching losses, unless they
are made to operate with zero-current-switching (ZCS) techniques. These techniques
typically use an active auxiliary circuit that consists of a relatively low current-rated active
switch and passive components to gradually divert current away from an IGBT switch.
Doing so allows that device to turn off with no current flowing through the device and thus,
no overlapping current tail.
Previously proposed ZCS techniques, however, have at least one of the following
fundamental drawbacks that make them unsuitable for use in interleaved buck converters
that are used as interfaces in small wind turbine-based energy systems:
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Standard buck converter with charge controller

(a)

Battery charger for stand-alone
wind turbine

(b)
Fig. 4.1. Buck converters (a) typical interleaved buck converter [60]. (b) Standalone wind turbine for battery charging.
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•

Each module of an interleaved buck converter must have its own auxiliary circuit
to help its main switch turn off with soft switching. This adds cost to the overall
interleaved converter. [39], [40].

•

The auxiliary circuit causes the main converter components, such as diodes, to
operate with higher peak voltage stresses that create a need for higher rated devices
for the main circuitry [36].

•

The auxiliary switch must conduct, at minimum, the full inductor current for at least
2-3 µs. Therefore, if it is used twice during a switching cycle, as is the case when
only one auxiliary circuit is used in an interleaved buck converter, then the RMS
current stress of this switch will be high [36], [42],[61],[62].

•

The auxiliary circuit causes the auxiliary switch to operate with a considerably
higher peak voltage stress than that of main switches, creating a need for a higher
rated device for the auxiliary switch. [36]-[38].

•

The auxiliary circuit injects current into the main switches, which increases peak
and RMS current stresses. This is typical of resonant-type auxiliary circuits. This
creates a need for a higher rated device for the main switch and also increases
conduction losses that may offset any gain in efficiency caused by the reduction of
switching losses.

•

Energy pumped into the auxiliary circuit when it is activated, from the main
converter circuit, is trapped in the auxiliary circuit where it is dissipated. There is
no path for at least some of this energy to be transferred to the output [36]-[42].

•

Auxiliary circuit components must be placed in the main path of the converter so
that the auxiliary and main circuits are not completely separated. This means that
conduction losses are increased, so higher current rated components need to be
used. This also means that the auxiliary circuit can never be disengaged from the
main power circuit during light-load operation [36]-[42].

ZCS-PWM converters achieve their improved efficiency over hard-switching converters at
heavier loads, when the main switch switching losses that are eliminated (especially the
IGBT current tail losses) are greater than the auxiliary circuit losses. ZCS-PWM IGBT
converters that use an auxiliary circuit to help the main converter switches turn off with
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ZCS, however, are generally less efficient than hard-switching converters at low power,
such as when the wind speed is low. This is because the auxiliary circuit losses dominate
the switching losses when the converter is operating under these conditions. A converter
used in a wind turbine must be operated under light power for a considerable amount of
time (when the wind speed is low). Ideally, the auxiliary circuit should be activated only
when the switching losses are higher than the auxiliary circuit losses, when the wind turbine
produces higher power.
In this chapter, a new interleaved buck converter is proposed to improve the performance
of the battery charger of a stand-alone wind turbine. The converter uses just a single active
auxiliary circuit to assist all the main converter switches with ZCS operation and operates
with ZCS itself. This circuit does not increase the peak voltage or current stresses of the
main switches and does not have any components in the main path of the current, which
results in improved light-power efficiency.
In this chapter, the operation of the converter is explained, equations are derived, its
features are discussed, and results obtained from an experimental prototype are presented
to confirm the feasibility of the proposed converter. Finally, a case study will be simulated
to demonstrate the frequency of times that the converter should be operated at light powers
by HOMER-software. It will prove the practicality of the proposed converter in the small
wind turbine.

4.2 General Converter Principles and Modes of operations
The proposed AC-DC converter, shown in Fig. 4.2 [63], consists of two buck converter
modules: one with L1, S1 and D1, the other with L2, S2 and D2. it also has one low frequency
switch (Sb) used for battery charging as discussed in [60] and the proposed auxiliary circuit.
The converter operates with discontinuous current to give enough time for the chemical
actions of the battery to stabilize before the next charging period, as recommend in [60], to
improve battery charging efficiency; thus both main switches are turned on and off
together.
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ZCS Cell

Fig. 4.2. Proposed interleaved AC-DC ZCS-PWM buck converter [63].
The two buck modules are connected to the same auxiliary circuit, which consists of
connection diodes (Da1, Da2, Da3, and Da4), a reverse blocking diode (Da5), auxiliary
inductors (Lr1, Lr2), resonant capacitor (Cr), and a center tap feed forward transformer (Ta)
which has two diodes (DT1 and DT2). The auxiliary circuit is activated whenever main
switches are about to be turned off and is active for only a fraction of the switching cycle.
Typical waveforms and circuit diagrams for these modes are shown in Fig. 4.3 and Figs.
4.4 – 4.10, respectively.
The modes of operation are derived based on the following assumptions:
•

Since the AC input voltage can be considered to be a DC input source in a very
short amount of time, the steady-state analysis is done with DC input voltage.

•

The proposed circuit has two boost modules that are designed to be operated in
DCM, so the input inductor current of each one will become discontinuous.

•

All semiconductor switches are ideal with no parallel capacitor across them.

•

All inductors and capacitors are ideal; therefore, they have negligible resistances.

•

All diodes are ideal and the reverse recovery time of each of them is zero.
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Fig. 4.3. Typical waveforms of the proposed converter
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Mode 1 (T0 < t < T1): This mode starts with the turning on of S1 and S2. The rectified input
voltage appears across L1 and L2 and their currents rise linearly, as does the currents in the
input inductors L1 and L2. The slope of the current is

𝑉𝑖𝑛 −𝑉𝑜𝑢𝑡
𝐿1,2

. They turn on with ZCS

because the current of the inductors is discontinuous.
Mode 2 (T1 < t < T2): This mode starts when switch Sa is turned on just before main
switches S1 and S2 are to be turned off with ZCS. Lr2 limits the rise of the auxiliary switch
current so that this switch turns on with ZCS. Cr begins to resonate with Lr2 after Sa is
turned on, thus the current in inductor Lr2 rises while the voltage across Cr falls.
Mode 3 (T2 < t < T3): This mode starts when the voltage across Cr (VCr) is zero. During
this mode, Vcr is charged to a negative voltage and Da1 through Da4 begin to conduct, thus
the current in inductor Lr1 rises. DT1 starts conducting as well. The current through Lr2 falls
and eventually goes to zero. The currents through the two main switches, S1 and S2, then
become negative and flow through the body diodes of the main switches. S1 and S2 can be
turned off with ZCS during this time. Then the current in Lr2 reaches zero because of its
resonance with Cr; Sa can then be turned off with ZCS. Energy in Lr1 is transferred to Cr,
which results in the increase of the voltage across this capacitor so that VCr becomes less
negative. VCr becomes positive sometime during this mode.
Mode 4 (T3 < t < T4): This mode begins when Sa is turned off with ZCS. The voltage across
Vcr keeps increasing. The current through Lr1 stays constant so the voltage across it is equal
to zero. The voltage across the auxiliary capacitor reaches the output voltage at the end of
this mode.
Mode 5 (T4 < t < T5): This mode starts when the voltage across Lr1 becomes negative.
During this mode, when the net voltage across Cr and Lr1 becomes equal to the input voltage
minus the output voltage, main buck diodes D1 and D2 start conducting. When the current
through Lr1 reaches zero, this mode is over.
Mode 6 (T5 < t < T6): During this mode, the current in the magnetizing inductance of the
feed-forward transformer is discharged to the output through DT2. The voltage across L1
and L2 becomes -VO and the current through them starts to fall in a linear manner.
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Mode 7 (T6 < t < T7): This mode starts when the current in L1 and L2 reach zero. This is
the last mode of the operation; the next cycle begins when S1 and S2 are turned on under
ZCS.
The converter has the following features:

Fig. 4.4. Current flow in Mode 1
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Fig. 4.5. Current flow in Mode 2

Fig. 4.6. Current flow in Mode 3
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Fig. 4.7. Current flow in Mode 4

Fig. 4.8. Current flow in Mode 5
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Fig. 4.9. Current flow in Mode 6

Fig. 4.10. Current flow in Mode 7
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(i)

All the converter’s main and auxiliary switches turn on and off with ZCS.

(ii)

There is only one active auxiliary circuit for both of the main buck switches
instead of each main switch needing its own active auxiliary circuit to help it
turn off with ZCS.

(iii)

The main switches do not have increased peak and rms current stresses, as is
the case with resonant type ZCS auxiliary circuits because no current from the
auxiliary circuit flows into the main circuit.

(iv)

None of the auxiliary circuit components are in the main power path, so they
only handle a fraction of the current that the main circuit components endure.

(v)

The maximum voltage stress of the auxiliary switch is close to the input voltage
because of the transformer. Also, the current in the auxiliary circuit can be
transferred to the output to increase the efficiency.

(vi)

Since the main inductor currents operate in discontinuous mode, the main buck
diodes do not have reverse recovery current.

(vii)

The auxiliary circuit can be deactivated when the converter is operating under
light-power conditions, unlike most ZCS methods, where the auxiliary circuit
must always be in operation, regardless of the load. This leads to an
improvement in light-wind power efficiency. This is because no auxiliary
circuit, means no auxiliary circuit losses under operating conditions where ZCS
is unnecessary. This can be done as there are no auxiliary circuit components
in the main power circuit.

(viii) The auxiliary switch (Sa) does not have to conduct the full current from the
power circuit when it is on. It only conducts the smaller amount if current from
the discharge of Cr. Moreover, Sa needs to be on for less than 1 μs. Since the
auxiliary transformer is not in series with the auxiliary switch, the maximum
voltage of the resonant capacitor increases which leads to faster soft switching
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for S1 and S2. Also, because Lr1 is in series with the resonant circuit, the
auxiliary switch can go to zero faster.
(ix)

Since the converter operates in DCM, there is no reverse recovery current for
the main diodes, therefor Lr1 does not need to be chosen high enough to
eliminate it. As a result, small Lr2 can be chosen which decreases the operating
time of the auxiliary switch.

4.3

Circuit Analysis

Mathematical equations of the key modes of operations in steady-state are derived in this
section to illustrate the effects of the novel AC-DC PWM buck converter on each
component. The method of solving the equations is similar as Chapter 3. The analysis in
this chapter is done when S1 and S2 are turned on and off simultaneously.
In Mode 1, shown in Fig. 4.3, when switches S1 and S2 are turned on, the rectified voltage
is applied to L1,2 and leads to a gradual increase of the current through the main buck
inductors. The slope of L1,2 which is equal to the slope of S1,2, is increased according to

𝑉𝑖𝑛 =

𝐿1,2

𝑑𝐿1,2 (𝑡1 )
𝑑𝑡

(4-1)

+

𝑉𝑜𝑢𝑡

By integrating from time T0 to T1, the main switch current can be expressed as
𝐼𝑆1,2 (𝑡1 ) =

𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡
𝐿1,2

(𝑇1 −

𝑇0 )

(4-2)

All the input current goes through S1 and S2 so that
𝐼𝑖𝑛 = 𝐼𝑆1 + 𝐼𝑆2

(4-3)

Mode 2 starts when the auxiliary switch (Sa) is turned on in preparation for the ZCS turnoff of main switches S1 and S2. Sa turns on with ZCS because Lr2 limits the rise of the
switch current. After Sa is turned on, Cr starts to resonate with Lr2 so that the current in Lr2
rises while the voltage across Cr decreases, as shown in Fig. 4.5.
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By using KVL
𝑉𝐶𝑟 (𝑡2 ) = 𝐿𝑟2

𝑑
𝑖 (𝑡 )
𝑑𝑡 2 2

(4-4)

By using KCL
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −

𝑑
𝑑
𝑞𝐶𝑟 (𝑡2 ) = −𝐶𝑟
𝑉 (𝑡 )
𝑑𝑡
𝑑𝑡 𝐶𝑟 2

(4-5)

By substituting equ. (4-5) into equ. (4-4), the following equation can be obtained:
𝑉𝐶𝑟 (𝑡2 ) = −𝐿𝑟2 𝐶𝑟

𝑑2
𝑉 (𝑡 )
𝑑𝑡 2 𝐶𝑟 2

(4-6)

In order to solve the above-mentioned equations, the initial capacitor voltage Vcr(0) and
the initial auxiliary inductor current iLr2(0) should be defined. Vcr(0) is assumed to be equal
to Vcm, which is the maximum voltage across the capacitor, and iLr2(0) is equal to zero in
this mode:
𝑑
1 𝑑
1
𝑉𝐶𝑟 (𝑡2 )]𝑡=0 = − ( ) [ 𝑞𝐶𝑟 (𝑡2 )]𝑡=0 = ( ) [𝑖𝐿𝑟2 (𝑡2 )]𝑡=0
𝑑𝑡
𝐶𝑟 𝑑𝑡
𝐶𝑟

[

(4-7)

= 0
Substituting equ. (4-7) into equ. (4-6) yields
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 for 𝑇1 < 𝑡 < 𝑇2

(4-8)

By considering the initial conditions:
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −𝐶𝑟

𝑑
𝑉 (𝑡 ) = 𝐶𝑟 𝑉𝑐𝑚 𝜔2 sin 𝜔2 𝑡2
𝑑𝑡 𝐶𝑟 2
=

𝑉𝑐𝑚
𝑍2

sin 𝜔2 𝑡2

(4-9)

for 𝑇1 < 𝑡 < 𝑇2
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where, 𝜔2 =

1
√𝐿𝑟2 𝐶𝑟

and the characteristic impedance of the auxiliary circuit is defined as

𝐿

𝑍2 = √ 𝐶𝑟2 . When the voltage of the resonant capacitor reaches zero, this mode is finished;
𝑟

thus by making equ. (4-8) equal to zero, the duration of this mode can be determined to be
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 = 0 for 𝑡 = 𝑇2

𝜔2 𝑡2 =

𝜋
2

𝑡2 = 𝑇2 − 𝑇1 =

𝜋
2

√𝐿𝑟2 𝐶𝑟

(4-10a)

(4-10b)

Also, the maximum current through the auxiliary switch can be determined at the end of
this mode by the following equation:
𝑖𝐿𝑟2 (𝑡2 ) =

𝑉𝑐𝑚
𝜋 1
sin 𝜔2
𝑍2
2 𝜔2
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝑠𝑎𝑚𝑎𝑥 =

(4-11)

𝑉𝑐𝑚
𝑍2

for 𝑡 = 𝑇2

Fig. 4.6 shows Mode 3, which begins when the voltage across the resonant capacitor (VCr)
is zero. During this mode, Vcr is charged to a negative voltage and Da1 and Da2 and then
Da3 and Da4 start to conduct. DT1 also starts to conduct, so circulating energy from the
auxiliary circuit is transferred to the output in this mode. The current through the auxiliary
inductors decreases and goes to zero. The currents through the main buck switches then
become negative and flow through their body diodes. As a result, S1 and S2 can be turned
off with ZCS in Mode 3.
As discussed in Chapter 3, the auxiliary switch (Sa) has to be turned off right after turning
off the main switches. The ZCS condition for main and auxiliary switches must be met in
this mode of operation.
By Applying KCL in Fig. 4.6:
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𝑖𝐿𝑟1 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )

(4-12)

As was shown at the end of the previous mode, the initial value for this mode for voltage
across the resonant capacitor (VCr (t2)) and current through the auxiliary inductor (iLr1 (t2))
are zero. The initial current through the second auxiliary inductor iLr2 (t2) in this mode is
derived as:
𝑖𝐿𝑟2 (𝑇3 ) =

𝑉𝑐𝑚
𝑍2

(4-13)

Since the blocking diode (Da3) is conducting
𝑉𝐿𝑟2 = 𝑉𝐶𝑟

(4-14)

𝑉𝐿𝑟1 = −(𝑉𝐶𝑟 + 𝑉𝑋 )

(4-15)

By applying KVL

The auxiliary transformer primary voltage is clamped to VX = VO/N, where N=N2/N1 is the
turns ratio.
Differentiating equ. (4-12) results in
𝑑
𝑑
𝑑
𝑖𝐿𝑟1 (𝑡3 ) =
𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )
𝑑𝑡
𝑑𝑡
𝑑𝑡

(4-16a)

This is equivalent to
𝑉𝐿𝑟1
𝑉𝐿𝑟2
𝑑2
(𝑡3 ) =
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 )
𝐿𝑟1
𝐿𝑟2
𝑑𝑡

(4-16b)

By substituting equ. (4-15) into equ. (4-16b), the following equation can be derived
𝑉𝐶𝑟 + 𝑉𝑋
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1
𝐿𝑟2
𝑑𝑡
This is equal to

(4-16c)
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𝑉𝑋
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟1
𝑑2
(𝑡 )
(𝑡 )
(𝑡 )
+
+
+ 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟2 3 𝐿𝑟1
𝑑𝑡

𝑉𝐶𝑟 (𝐿𝑟1 + 𝐿𝑟2 ) + 𝑉𝑋 𝐿𝑟2
𝑑2
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝑑𝑡
In order to simplify equ. (4-16c), 𝐿𝑒 =

𝐿𝑟1 𝐿𝑟2
𝐿𝑟1 +𝐿𝑟2

is defined, which results in

𝑉𝑋 𝐿𝑟2
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝐿𝑒
𝑑𝑡

(4-16d)

This can be rewritten as
𝑉𝐶𝑟
𝑑2
𝑉𝑋 𝐿𝑟2
(𝑡3 ) = −𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) −
(𝑡 )
𝐿𝑒𝑞
𝑑𝑡
𝐿𝑟1 𝐿𝑟2 3
where 𝜔1, 𝜔𝑒, Z1 , and Ze are defined as
𝜔1 =

1
√𝐿𝑟1 𝐶𝑟

𝜔𝑒 =

1
√𝐿𝑒 𝐶𝑟

𝑍1 = √

𝐿𝑟1
𝐶𝑟

𝑍𝑒 = √

𝐿𝑒 =

𝐿𝑟𝑒
𝐶𝑟

𝐿𝑟1 ∗ 𝐿𝑟2
𝐿𝑟1 + 𝐿𝑟2

(4-16e)
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(𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 ))
𝑉𝐶𝑟 (𝑡3) =
−
𝑤𝑒 2
𝑍2

(4-17)

Using KVL with Fig. 4.6 results in
𝑉𝐿𝑟1 (𝑡3 ) = − 𝑉𝐶𝑟 (𝑡3 ) − 𝑉𝑋 = −𝑉𝐿𝑟2 (𝑡3 ) − 𝑉𝑋

(4-18)

Using integration results in

𝑖𝐿𝑟1 (𝑡3 ) =

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟1

sin(𝑤𝑒 𝑡3 )

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

+

𝑤𝑒

𝐿𝑟1 2

(4-19)

)

−

𝑉𝑋 𝑡3
𝐿𝑟1

Using KVL with Fig. 4.6 results in
𝑑
𝑖 (𝑡 )
𝑑𝑡 𝐿𝑟2 3

(4-20)

𝑉𝐶𝑟
𝑑𝑖𝐿𝑟2 (𝑡3 ) = (
(𝑡 )) 𝑑𝑡
𝐿𝑟2 3

(4-21)

𝑉𝐶𝑟 (𝑡3 ) = 𝐿𝑟2
This is also equal to

Finally, this results in:

𝑖𝐿𝑟2 (𝑡3 ) =

𝑉𝑐𝑚
𝑍2

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

−(

𝑍2 𝐿𝑟2

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
𝐿𝑟2 𝑤𝑒 2

(𝑉𝑋 𝑤1 2 )(𝑡3 −

)

(3-22)

In this section, the generalized equations showing the soft switching of the main and
auxiliary switches of the N-module buck converter with the proposed ZCS unit are derived.

As can be seen from the Fig. 4.11, the ZCS cell can be implemented to N-module buck
converters as follows:
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Fig. 4.11. Proposed N-cell ZCS buck converter

During this mode of operation, the current through both main buck switches should go to
zero or negative in order to meet the ZCS conditions; thus the direction of current through
them are changed and flows through their body diodes.
prerequisite of ZCS of IS1,2 ∶

𝑖𝑖𝑛 (𝑡3 ) − 𝑖𝐿𝑟1 (𝑡3 ) ≤ 0

(4-20)

In other words, the current through the first auxiliary inductor (𝑖𝐿𝑟1) must be more than the
input current (𝑖𝑖𝑛 (𝑡)).
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(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

∑𝑛𝑗=1 𝐼𝑆𝑗 (𝑡3 ) = (∑𝑛𝑗=1 𝐼𝑗 (𝑡3 )) − (
sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
𝐿𝑟1 2

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

−

𝑍2 𝐿𝑟1

𝑉𝑋 𝑡3
𝐿𝑟1

(4-21)

+

)≤0

As can be seen from Fig. 4.11
𝐼𝑆𝑎 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 )

(4-22)

ZCS conditions for the auxiliary switch are met if
prerequisite of ZCS of ISa ∶

𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡) ≤ 0

(4-23)

This results in

𝑖𝑆𝑎 (𝑡3 ) =

𝑉𝑐𝑚
𝑍2

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

−(

𝑍2 𝐿𝑟2

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

(4-24)

)≤0

In order to find the time of this mode, VLr1 needs to be derived. This can be expressed as
𝑉𝐿𝑟1 (𝑡3 ) =

(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 )) (𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
−
− 𝑉𝑋
𝑍2
𝑤𝑒 2

(4-25)

As a result, by finding the derivative, which gives the maximum value, t3 can be derived
as:

log

𝑡3 = −

(

2
2
𝑉 𝐿
𝑉
𝑉 𝐿
𝑉 𝐿
𝑉
√( 𝑋 𝑒 − 𝑋 )𝑗+((𝑉𝑐𝑚 𝐿𝑒 )2 𝑤𝑒 2 +( 𝑋 𝑒 ) −( 𝑋 𝑒 − 𝑋 ) )
2
2
2
𝐿
𝑍
𝐿
𝐿
𝑟1
2 𝑟1
𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝑉𝑋 𝐿𝑒 𝑉𝑐𝑚 𝐿𝑒
𝑗−
𝑤
𝑍2 𝐿𝑟1 𝑒
𝐿𝑟1 2

(4-26)
𝑗
)

𝑤𝑒

As a result, the entire operation time of the auxiliary switch is
𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒 = 𝑡2 + 𝑡3

(4-27)
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This results in

𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒

𝑉 𝑤 2𝑍
𝜋 − 𝑡𝑎𝑛−1 ( 𝑐𝑚 𝑒2 𝑒 )
𝑉𝑋 𝑤1 𝑍2
= 2(
)
𝑤𝑒

(4-28)

Since driving the equations and design procedure of this topology can be done in a similar
way as the topology that was introduced in Chapter 3, they are not repeated here and only
the final key equations related to the soft switching were provided.
By following the design procedure that was introduced in Chapter 3, the following
auxiliary components are selected for a 400 Watts buck converter that has Vin = 70V and
Vo = 24V. Lr1, Lr2, Cr, and Ta, are selected as: 1 μH, 0.95 μH, 20 nF, and 1:3, respectively.
Therefore, by substituting in equ. (4-28), taux is equal to: 0.7 nS.

4.4

Converter Features

The main features of the proposed converters are as follows:
a) There is only one active auxiliary circuit for both main buck switches instead of
each main buck switch needing its own active auxiliary circuit to help it turn off
with ZCS. This leads to a less expensive converter.
b) The main switches do not have increased peak and rms current stresses, as is the
case with resonant type ZCS auxiliary circuits, because no current from the
auxiliary circuit flows into the main circuit.
c) The auxiliary switch (Sa) does not have to conduct the full current from the power
circuit when it is on. It only conducts the smaller current from the discharge of Cr.
Moreover, Sa needs to be on for less than 1 μs. As a result, the proposed dual module
converter can operate with heavier loads than previously proposed dual-module
converters with just one auxiliary circuit. Previous converters are limited in power
due to the stress that these converters induce on the single auxiliary switch in their
circuit.
d) The converter operates with discontinuous current to give enough time for the
chemical reactions of the battery to stabilize before the next charging period, as
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recommend in [60] to improve battery charging efficiency. As a result, the main
switches (S1 and S2) turn on with ZCS and the auxiliary circuit is used only to help
them turn off with ZCS.
e) The main buck switches are turned on with ZCS since the converter operates in
DCM mode.
f) The auxiliary circuit can be disengaged when the conduction losses are more than
the switching losses. In other words, it can be deactivated when the converter is
operating under light-wind power conditions. This is unlike most ZCS methods,
where the auxiliary circuit must always be in operation, regardless of the power
generation. This leads to an improvement in light-power efficiency.

4.5

Experimental Results

The feasibility of the proposed AC-DC interleaved ZCS-PWM buck converter is validated
in this section by the experimental prototype with the following specifications:
Output Voltage: V0= 24 Volts DC
Output Power: P0= 400 Watts
Input Voltage: Vin= 70 Volts RMS
1

Switching Frequency for main switches: 𝑓𝑆 = 𝑇 = 50 kHz.
𝑆

1

Switching Frequency for auxiliary switch: 𝑓𝑆𝑎 = 𝑇 = 50 kHz.
𝑆

As discussed in the previous section, the following components should be used for the
laboratory prototype:
•

Input Inductances L1,2: 22 µ𝐻

•

Main Buck Diodes D1,2: LQA06T300

•

Main Switches S1,2: FGAF40N60UFD

•

Output Capacitor: 2X560µF 3316(M)

•

Auxiliary Switch Sa: FGAF40N60UFD
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•

Auxiliary Diodes Da 1,2,3,4 and DT 1,2 : LQA06T300

•

Auxiliary Diode Da 5: SF3003PT

•

Resonant Inductor Lr1: 1 µ𝐻

•

Resonant Inductor Lr2: 0.95 µ𝐻

•

Resonant Capacitor Cr: 20 nF

A prototype of the proposed converter was built to confirm its feasibility, with the
following specifications: Vin = 70 V to demonstrate the output voltage of the small wind
turbine used in [60], Vo = 24 V to charge the battery, fsw = 50 kHz, Po,max = 400 W.
Experimental results are shown in Figs. 4.12- 4.14.
Fig. 4.12 shows the gating signal and current of the main switches S1 and S2. As can be
seen, both the switches turn on and off together, therefore the auxiliary switch needs to
operate only one time in each cycle to maintain the ZCS for both switches. Fig. 4.13 shows
typical current and gating signal waveforms for the main switches. As can be seen, they
can be turned on and off with ZCS, without a current tail, because the current through the
switch is forced to go to zero before turning off. The same waveforms are shown in Fig.
4.14 for the auxiliary switch, and it can be seen that the auxiliary switch turns on and off
with ZCS as well. Also, it only needs to operate for a very short amount of time, 0.9 µs,
which reduces both the current stress of the auxiliary switch and losses.
Fig. 4.15 shows an efficiency comparison of the proposed ZCS-PWM buck converter and
a conventional hard switching PWM buck converter. Both converters were implemented
on the same prototype, one with the auxiliary circuit and one without. As can be seen,
efficiency measurements show a maximum efficiency above 96% for the proposed
converter, and an improvement in light-power efficiency of 7% when the auxiliary circuit
is disengaged.

149

Fig. 4.12. Main switches S1 and S2 current and gating signals
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Fig. 4.13. ZCS for main switches
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Fig. 4.14. ZCS for auxiliary switch
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Fig. 4.15. Comparative of efficiency graphs between soft-switching and hardswitching for different output loads at input voltage of 70 Volts and output voltage
24 Volts.
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4.6

Case Study

In order to demonstrate how the proposed converter’s ability to disengage its auxiliary
circuit at light loads can save energy for small wind energy systems, a small 400 W wind
turbine (scaled down from the 1 kW Future Energy FE1012U model) was modelled using
HOMER software. This software can be used to determine how much wind turbine (WT)
output power is available during a day or a year and is also used to perform an economic
analysis of the hybrid system.
HOMER software acquires solar, temperature, and wind profiles from NASA surface
meteorology sources and uses them in its models. For example, Fig. 4.16 shows the annual
wind speed profile at the location of the case study used in this work, which is at 7PWJ+43
Raleigh, Chatham-Kent, ON, Canada – a location commonly used to install large and small
wind turbines in the southwest area of the Canadian province of Ontario for the year 2020.
The horizontal axis of the graph is the date, and the vertical axis shows the corresponding
wind speed for each date.
Fig. 4.17 shows the amount of power that can be generated by the 400 W turbine for any
particular wind speed. For example, the WT can deliver 400 W rated output power when
it is operating with 15 m/s wind speed. By multiplying the data in Fig. 4.16 and 4.17, the
graph shown in Fig. 4.18, which is the output power of the wind turbine during each day
of the year can be derived. The average value of Fig. 4.18, which is the average output
power of the WT, is 107 W. A yearly production can then be obtained by integrating the
curve, which is equal to 640 kWh/year (HOMER provides the value).
Fig. 4.19 is a cumulative data graph of the wind turbine at the case study location, obtained
by sorting the frequency of time that each power level occurs in Fig. 4.18. The horizontal
axis is the maximum output power that the WT produces, and the vertical axis shows the
percentage of time during the course of a year that the WT can produce this maximum
power.
For example, the WT did not produce any power for 28% of the time under study; this was
because the WT speed was less than the cut-in value (4 m/s based on the Future Energy
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FE1012U data sheet). Especially important, is the fact that according to the graph in Fig.
4.19, the WT produced an output power of less than 130 W for about 82% of the time under
study. Looking at the efficiency graph shown in Fig. 4.15, this means that if the wind
energy systems had been implemented with the proposed converter, the converter would
have to operate without the auxiliary circuit for 82% of the time under study. This is
because 130 W is the amount of output load that is the crossover point between hardswitching and soft-switching operation to maximize converter efficiency. If the converter
works with less than 130 W power for 82% of the time, the auxiliary circuit must thus be
inactive for 82% of the time and active for only the remaining 18% of the time to maximize
converter efficiency.
The difference between the efficiency of the proposed converter when it is operating with
hard-switching (ηHS) and the efficiency of the converter when it is operating with softswitching (ηSS) versus load is shown in Fig. 4.20. The region where hard-switching results
in higher efficiency has been shaded in blue; what is plotted in the blue region is ηHS minus
ηSS. The region where soft-switching results in higher efficiency has been shaded in green;
what is plotted in the green region is ηSS minus ηHS.
If the annual power generated by the wind turbine, which is 640 kWh, is multiplied by the
values shown in Fig. 4.19 and the result of this multiplication is adjusted, then a graph such
as the one shown in Fig. 4.21 can be plotted.
For example, according to Fig. 4.19, the wind turbine provides no power 28% of the time,
which means that it provides some power for 72% of the time (the time mentioned being
over the course of 2020 at the WT location). The 640 kWh that the wind turbine generates
is generated over a period of time that accounts for 72% of the year. According to the graph
in Fig. 4.19, over a period of time that accounts for 55% of the year of 2020 at the WT’s
location, the WT delivered 50 W of output power or less. Given that the WT did not deliver
power for 28% of the time, this means that the WT delivered up to 50 W for 37.5% of the
time that it actually produced output power:
𝑇ℎ𝑖𝑠 𝑝𝑒𝑟𝑖𝑜𝑑′𝑠 𝑜𝑛_𝑡𝑖𝑚𝑒
𝑥 100 = 𝑝𝑒𝑟𝑐𝑒𝑛𝑡𝑎𝑔𝑒 𝑜𝑓 𝑡ℎ𝑖𝑠 𝑝𝑒𝑟𝑖𝑜𝑑
72% (𝑇𝑜𝑡𝑎𝑙 𝑜𝑛_𝑡𝑖𝑚𝑒)

(4-29)
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𝑝𝑒𝑟𝑐𝑒𝑛𝑡𝑎𝑔𝑒 𝑜𝑓 𝑡ℎ𝑖𝑠 𝑝𝑒𝑟𝑖𝑜𝑑 𝑥 640 𝐾𝑊ℎ = energy of this period

(4-30)

This results in:
55% (𝑇𝑜𝑡𝑎𝑙 𝑡𝑖𝑚𝑒) − 28% (𝑂𝑓𝑓_𝑡𝑖𝑚𝑒)
𝑥 100 = 37.5%
72% (𝑇𝑜𝑡𝑎𝑙 𝑜𝑛_𝑡𝑖𝑚𝑒)
This is equal to:
37.5 % × 640 𝐾𝑊ℎ = 240 𝐾𝑊ℎ
So 240 kWh of the total 640 kWh that is delivered by the WT was delivered during that
time period.
Similarly, according to Fig. 4.19, the WT delivered up to 100 W for 73% of the year. The
WT could deliver 640 kWh of output during the time that it delivered power, which was
72% of the time, and it could only provide 50 W output power or less for 55% of the time.
This means that the WT could deliver at least 50 W but at most 100 W for 25 % of the time
that it could deliver power
73% − 55% (𝑇ℎ𝑖𝑠 𝑝𝑒𝑟𝑖𝑜𝑑𝑒 𝑜𝑛_𝑡𝑖𝑚𝑒)
𝑥 100% = 25%
72% (𝑇𝑜𝑡𝑎𝑙 𝑜𝑛_𝑡𝑖𝑚𝑒)
This is equal to
25 % × 640 𝐾𝑊ℎ = 160 𝐾𝑊ℎ
In other words, the WT delivered 160 kWh during 25% of the time that it could produce
output power.
If the points of the graph in Fig. 4.20 is multiplied by the points of the graph in Fig. 4.21,
then the graph shown in Fig. 4.22 can be obtained. This graph shows the amount of kWh
that can be saved by operating the proposed converter with hard-switching for light-load
operation and soft-switching for heavy-load operation.
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For example, the efficiency improvement of the proposed converter by disengaging at light
loads for less than 50 and 100 W are 3.4% and 2.5% respectively. Also, improvement of
efficiency at higher power, for example 400 W, due to the activation of the auxiliary circuit
to perform the soft switching is 6.9 %. Therefore:
221.44 𝐾𝑊ℎ × 3.4% = 7.53 𝐾𝑊ℎ
147.2 𝐾𝑊ℎ × 2.5% = 3.68 𝐾𝑊ℎ
8.2 𝐾𝑊ℎ × 6.9% = 0.565 𝐾𝑊ℎ
As can be seen in Fig. 4.21, since the auxiliary circuit has the ability to be engaged and
performs ZCS at normal power, where ZCS operation is more efficient, and to be
disengaged at light power where the hard switching is more efficient, it is a tailored solution
for small wind turbines. This is because they generate low power for a considerable amount
of time.
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Fig. 4.16. Wind speed profile at the case study location

Fig. 4.17. Wind turbine power curve
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Fig. 4.18. Output power of the wind turbine

Fig. 4.19. Cumulative power frequency of the wind turbine
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Fig. 4.20. Efficiency comparison at high and light loads

Fig. 4.21. Energy production (kWh) of the wind turbine at light and higher power
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Fig. 4.22. Energy (kWh) saving of the wind turbine at light and higher power.
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4.7

conclusion

A novel buck ZCS-PWM converter is proposed in this chapter. The advantages of this
converter include: full ZCS operation of all converter switches, just one active auxiliary
circuit for the two main switches, no additional voltage or current stresses on the main
switches, almost no increased peak voltage stress on the auxiliary switch, and the auxiliary
switch can be deactivated from the main power circuit at any time to improve low power
efficiency. The equations were derived. The feasibility of the converter was confirmed with
results obtained from an experimental prototype. The energy that can be saved by using
the proposed converter for entire load range was shown using HOMER software.
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5

Improvement of DC Nanogrid Energy Performance with
a New Multi-Port Converter

5.1 Introduction
Buildings account for approximately 40% of energy consumption in North America and
Europe [64]. This consumption, which is continuously expanding, places considerable
stress on utility grids. As a result, nanogrids, which are either a cluster of houses or a single
house that generate their own power, are becoming more popular as a way of relieving this
stress. Nanogrids are mostly powered by hybrid distributed energy resource (HDER)
systems that consist of rooftop solar panels, generators, energy storage (batteries), and the
grid. Whenever energy from the HDERs is available, it is fed to the buildings and any
excess is fed to the grid; when the energy is insufficient to power the buildings, then the
missing energy is supplied by the grid. Ideally, the amount of energy absorbed by the grid
and the amount supplied by the grid should sum to be zero over time to achieve a net zero
energy building (NZEB).
Due to the intermittent nature of solar photovoltaic (PV) generation, HDERs in nanogrids
often consist of rooftop solar panels, energy storage (i.e. batteries), and auxiliary generation
(i.e., diesel, gas, or fuel cell) that can be on or off the grid to ensure a reliable energy supply.
If only solar panels are used, then the levelized cost of energy (LCOE), which is the net
present value of the unit-cost of electricity over the lifetime of a generating asset, will be
increased and there will be a greater need for energy to be supplied from the grid. It has
been demonstrated in literatures that a hybrid system with PV panels, energy storage, and
generators is more reliable, cheaper, less stressful to the grid and smaller than a purely solar
system [65-66]. But the challenge is that each one of them has different voltages and all
need to be converted to specific magnitudes.
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Multi-port converters such as the ones shown in Fig. 5.1 should be implemented in the
HDER to convert the different input voltages to the different voltage magnitudes. Fig. 5.1.a
shows a standard two input converter where a DC source (such as solar panel) and an
energy storage (commonly a battery) both supply a DC-bus, while the DC source can
charge the ESS as well [67]. Fig. 5.1.b shows a three-input converter where a DC generator,
such as proton exchange membrane fuel cell (PEMFC), is used along with solar panels to
increase the reliability and reduce the number of solar panels.
These converters operate at high frequencies, therefore, it is beneficial to implement softswitching features to reduce the switching losses. The devices used in the power converters
can be traditional silicon (Si) devices or newer wide bandgap devices. Although recent
trends indicate that wide bandgap devices will probably replace Si devices in the future, Si
devices continue to be used in industrial applications today. They will also continue to be
used for some time as they are thought to be cheaper, more readily available, and more
reliable for the time being.
For this work, Si-IGBTs are considered as they have fewer conduction losses than
MOSFETs in higher current applications. Since the main source of losses in an IGBT
device are the turn-off switching losses that result from a current-tail that overlaps with the
switch voltage during the turn-off process, it is beneficial to operate IGBTs with zerocurrent-switching (ZCS) as this can eliminate their turn-off current-tail.
To achieve ZCS for IGBTs, an auxiliary circuit is activated whenever a main converter
switch is about to be turned off, gradually diverting current away from the switch so that it
can turn off with ZCS. Previously proposed ZCS methods have at least one of the following
drawbacks [43-48], [51]:
•

The auxiliary circuit causes the main converter switch to operate with a higher peak
current stress, thus requiring a higher rated device for the main switch.

•

The auxiliary circuit creates circulating current in the main part of the converter
that increases conduction losses, thus offsetting the gain in efficiency caused by the
reduction of switching losses.
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•

Auxiliary circuit components must be placed in the main part of the converter so
that the auxiliary circuit is not completely separated from the main converter. This
means that conduction losses may be increased so that higher current rated
components need to be used.

•

Each module of a multi-port converter must have its own ZCS auxiliary circuit to
help its main switch turn off with ZCS. This adds cost to the overall multi-port
converter. Although some multi-module ZCS-PWM converters with just a single
active auxiliary circuit have been proposed, these converters are very limited in
power as the auxiliary switch in the circuit is subjected to high stresses.

•

Another critical drawback is that ZCS-PWM IGBT converters that use an auxiliary
circuit to help the main converter switch turn off with ZCS are generally less
efficient than hard-switching converters at light loads. This is because the auxiliary
circuit losses dominate when the converter is operating under light-load conditions.
ZCS-PWM converters have better efficiency at heavier loads, as the IGBT current
tail losses that they eliminate are greater than the auxiliary circuit losses.

The converter used in a multi-port converter will operate under light-power conditions for
a considerable amount of time, such as when the solar radiation is low or when the
consumer does not need much power. The auxiliary circuit, therefore, should be activated
only when the converter is operating with heavier loads and not used when it is operating
with light loads.
A new multi-port boost converter is proposed in this chapter to improve the performance
of DC nanogrids. The converter uses just a single active auxiliary circuit to assist all the
main converter boost switches with ZCS operation and operates with ZCS itself. This
circuit does not increase the peak voltage or current stresses of the main switches and does
not have any components in the main path of the current, which results in improved lightload efficiency. In this chapter, the operation of the converter is briefly explained, the
equations are derived, its features are discussed, and results obtained from an experimental
prototype are presented to confirm the feasibility of the proposed converter.
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Standard multiport converter

(a)

PEMFC

Boost Converter

DC bus
PV

Battery

Boost Converter

Load

DC-AC
Converter

Bidirectional
Boost Converter
(b)

Fig. 5.1. Multiport converters (a) typical multiport converter [67]. (b) three input
multiport converter.
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5.2 Converter Configurations
The proposed multi-port DC-DC converter, shown in Fig. 5.2, consists of: two DC-DC
boost converters for two DC input sources, a bidirectional battery converter for a battery,
and a single auxiliary circuit (ZCS cell) that can be used to help all the main boost switches

ZCS cell

(S1, S2, S3) turn on and off with ZCS.

Fig. 5.2. Proposed ZCS-PWM multiport converter [68].
It should be noted that if a configuration requires the use of more than one switch (S1, S2,
S3), then the gating signals of these switches should be such that they are all turned off at
the same time, as shown in Fig. 5.3. The auxiliary circuit thus needs to be activated just
once during a switching cycle.
PV and fuel cell sources are considered as DC Source 1 and 2, respectively, in this chapter.
The converter can be operated in various configurations, as shown in Figs. 5.4-5.13, to
meet all possible scenarios regarding which DC source (or both) supplies power to the load
and whether the battery is being charged, discharged, or is idle.
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Relays R1 and R2 are used to change to the appropriate configuration of the overall topology
when needed and only change their ON/OFF state a few times a day to form the following
configurations:
•

PVs and batteries supply the load.

•

PEMFC and batteries supply the load.

•

Battery supplies the load.

•

PVs charge the batteries and supply the load.

•

PVs supply the load.

•

PEMFC supply the load.

•

PVs charge the batteries.

•

PEMFC charge the batteries.

•

PEMFC charge the batteries, PVs supply the load.

•

PEMFC, batteries, and PVs supply the load.

For example, in the configuration shown in Fig. 5.4, the PV panels and battery supply
energy to the load, the PEM fuel cells do not, and the auxiliary circuit is used if the multiport converter is not operating under light load conditions.
The auxiliary switch is turned on just before turning off the boost switches to divert the
current from them and from their body diodes. At this time, the main boost switches can
be turned off with ZCS and then the auxiliary switch is turned off exactly after it with ZCS
as well. So, the auxiliary ZCS unit needs to operate for a very short amount of time.
Table 5.1 shows the operation of each switch in different configurations of the multi-port
converter. It is possible for S1, S2, S3, S4, and Sa to operate with ZCS under any one of 26
possible conditions with one exception, where only S4 can turn on and off with ZCS.
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Table 5.1 ZCS operation of the proposed multiport converter
Topology

S_1

S_2

S_3

S-4

S-a

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Mode
I
PV & B to Load
II

Yes

FC & B to Load
III
B to Load
IV

Yes

V

Yes

No

Yes

PV to B & Load
Yes

PV to Load
VI

Yes

Yes

FC to Load
VII

Yes

Yes

PV to B
VIII

Yes

Yes

IX

Yes

Yes

X

Yes

Yes

FC to B
Yes

PV to B. FC-Load
Yes

FC & B & PV to Load

Fig. 5.3. Gating signals of the proposed converter.

Yes
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Fig. 5.4. Topology I (PV & Battery to Load)

Fig. 5.5. Topology II (FC & Battery to Load)
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Fig. 5.6. Topology III (Battery to Load)

Fig. 5.7. Topology IV (PV to Battery & Load)
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Fig. 5.8. Topology V (PV to Load)

Fig. 5.9. Topology VI (FC to Load)
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Fig. 5.10. Topology VII (PV to Battery)

Fig. 5.11. Topology VIII (FC to Battery)
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Fig. 5.12. Topology IX (PV to Battery – FC to Load)

Fig. 5.13. Topology X (PV & Battery & FC to Load)
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5.3 General Converter Principles and Modes of Operation
The multiport DC-DC converter shown in Fig. 5.2, consists of: two DC input sources, a
bidirectional battery converter, and a single auxiliary circuit to perform soft switching for
all the main boost switches (S1, S2, S3) and itself. The converter operates with
discontinuous current. The two boost modules and the bidirectional boost module are
connected to the same auxiliary circuit, which consists of connection diodes Da1, Da2, and
Da3, reverse blocking diode Da4, auxiliary inductors Lr1, Lr2, resonant capacitor Cr, and a
center tap feed forward transformer Ta which has two diodes DT1 and DT2. The auxiliary
circuit is activated whenever the main switches are about to be turned off and is active for
only a fraction of the switching cycle. Typical waveforms are shown in Fig. 5.14 and an
example of the modes of operation that have the ZCS turn-off operation when all the main
switches are on are shown in Figs. 5.15 – 5.21.
The modes of operation are derived based on the following assumptions:
•

The proposed circuit has three boost modules that are designed to be operated in
DCM, so the input inductor current of each one will become discontinuous.

•

All the main switches are turned on and off simultaneously.

•

All semiconductor switches are ideal with no parallel capacitor across them.

•

All inductors and capacitors are ideal; therefore, they have negligible resistances.

•

All diodes are ideal and the reverse recovery time of each one of them is zero.

Mode 1 (T0 < t < T1): This mode starts with the turning on of S1, S2, and S3. Voltage appears
across L1, L2, and L3 and their current rises linearly.
Mode 2 (T1 < t < T2): This mode starts when switch Sa is turned on just before the main
switches are to be turned off with ZCS. Lr2 limits the rise of the auxiliary switch current so
that this switch turns on with ZCS. Cr begins to resonate with Lr2, thus the current in
inductor Lr2 rises while the voltage across Cr falls.
Mode 3 (T2 < t < T3): This mode starts when the voltage across Cr (VCr) is zero. During
this mode, Vcr is charged to a negative voltage and Da1 through Da4 begin to conduct, thus
the current in inductor Lr1 rises. DT1 starts conducting as well. The current through Lr2 falls
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and eventually goes to zero. The currents through the main switches S1, S2, and S3 then
become negative and flow through their body diodes. S1 to S3 can be turned off with ZCS
during this time. Then the current in Lr2 reaches zero because of its resonance with Cr; Sa
can then be turned off with ZCS. Energy in Lr1 is transferred to Cr, which results in the
increase of the voltage across this capacitor so that VCr becomes less negative. VCr becomes
positive sometime during this mode.
Mode 4 (T3 < t < T4): This mode begins when Sa is turned off with ZCS. The voltage Vcr
keeps increasing and the current through Lr1 stays constant so the voltage across it is equal
to zero. The voltage across the auxiliary capacitor reaches the output voltage at the end of
this mode.
Mode 5 (T4 < t < T5): This mode starts when the voltage across Lr1 becomes negative.
During this mode, when the net voltage across Cr and Lr1 becomes equal to the output
voltage, main boost diodes D1 and D2 and D3 of the bidirectional converter start conducting.
When the current through Lr1 reaches zero, this mode is over.
Mode 6 (T5 < t < T6): During this mode, the current in the magnetizing inductance of the
feed-forward transformer is discharged to the output through DT2. The voltage across L1
and L2 becomes Vin -VO and the current through them starts to fall in a linear manner.
Mode 7 (T6 < t < T7): This mode starts when the currents in L1, L2, and L3 reach zero. This
is the last mode of operation; the next cycle begins when S1, S2, and S3 are turned on under
ZCS.
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Fig. 5.14. Typical waveforms of the proposed convert
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Fig. 5.15. Current flow in Mode 1

Fig. 5.16. Current flow in Mode 2

178

Fig. 5.17. Current flow in Mode 3

Fig. 5.18. Current flow in Mode 4
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Fig. 5.19. Current flow in Mode 5

Fig. 5.20. Current flow in Mode 6
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Fig. 5.21. Current flow in Mode 7
The key features of the novel converter are:
(i) The auxiliary circuit can be deactivated when the converter is operating under lightload conditions, unlike most ZCS methods where the auxiliary circuit must always
be in operation, regardless of the load. As a result, in a HDER, when the load of a
residential house is low, the proposed converter can operate with hard-switching
and with ZCS for heavier loads.
(ii) There is only one active auxiliary circuit for all three main boost switches instead
of each one needing its own active auxiliary circuit to help it turn off with ZCS;
this results in a less expensive converter.
(iii)The main switches and diodes do not have increased peak and RMS current stresses
as is the case with resonant type ZCS auxiliary circuits because no current from the
auxiliary circuit flows into the main circuit.
(iv) The auxiliary circuit only needs to be operational for a very short amount of time
and the auxiliary switch does not have to conduct the combined current from
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multiple sources. Instead, it just needs to conduct the current caused by the
discharge of the auxiliary circuit capacitor Cr through Lr2. Moreover, since all the
main boost switches are turned off together, the auxiliary switch only needs to
operate one time in each period, so the auxiliary switch encounters little RMS
current stress.
(v) The presence of transformer Ta in the auxiliary circuit also reduces RMS stress. It
is the combination of all the above factors that allows the proposed multi-port
converter to operate with just one auxiliary switch, at power levels that are much
higher than other interleaved ZCS-PWM boost converters with just one auxiliary
switch.
(vi) None of the auxiliary circuit components are in the main power path so they only
handle a fraction of the current that the main circuit components handle.

5.4 Circuit Analysis
As in previous chapters, mathematical equations of the key modes of operation in steadystate need to be derived to illustrate the effects of the novel DC-DC PWM multiport
converter on each component. The analysis in this chapter is done for one of the
configurations that was shown in the modes of operation in Figs. 5. 15- 5.21, which is when
all the main switches S1, S2, and S3 are turned on and off simultaneously.
In Mode 1, shown in Fig. 5.15, all the main switches S1, S2, and S3 are turned on. When
they turn on, the rectified voltage is applied to L1,2,3 and leads to a gradual increase of the
current through the main boost inductors. The slope of L1,2,3 which is equal to the slope of
S1,2,3 is increased according to

𝑉𝑖𝑛1 =

𝐿1

𝑑𝐿1 (𝑡1 )
𝑑𝑡

(5-1a)
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𝑉𝑖𝑛2 =

𝑉𝑖𝑛3 =

𝐿2

𝐿3

𝑑𝐿2 (𝑡1 )

(5-1b)

𝑑𝑡

𝑑𝐿3 (𝑡1 )

(5-1c)

𝑑𝑡

By integrating from time T0 to T1, the main switch current can be expressed as
𝐼𝑆1 (𝑡1 ) =

𝐼𝑆2 (𝑡1 ) =

𝐼𝑆2 (𝑡1 ) =

𝑉𝑖𝑛1
𝐿1

𝑉𝑖𝑛2
𝐿2

𝑉𝑖𝑛3
𝐿2

( 𝑇1 −

𝑇0 )

( 𝑇1 −

𝑇0 )

( 𝑇1 −

𝑇0 )

(5-2a)

(5-2b)

(5-2c)

All the input current goes through each main boost switch, according to
𝐼𝑖𝑛1 = 𝐼𝑆1

(5-3a)

𝐼𝑖𝑛2 = 𝐼𝑆2

(5-3b)

𝐼𝑖𝑛3 = 𝐼𝑆3

(5-3c)
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By turning the auxiliary switch (Sa) on, Mode 2 is started. It is turned on to perform ZCS
turn-offs of main switches S1, S2, and S3. Sa turns on with ZCS because Lr2 limits the rise
of the switch’s current. After Sa is turned on, Cr starts to resonate with Lr2 so that the current
in Lr2 increases while the voltage across Cr reduces, as shown in Fig. 5.16.

By applying KVL
𝑉𝐶𝑟 (𝑡2 ) = 𝐿𝑟2

𝑑
𝑖 (𝑡 )
𝑑𝑡 2 2

(5-4)

By applying KCL in Fig. 5.16
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −

𝑑
𝑑
𝑞𝐶𝑟 (𝑡2 ) = −𝐶𝑟
𝑉 (𝑡 )
𝑑𝑡
𝑑𝑡 𝐶𝑟 2

(5-5)

Substituting equ. (5-5) into equ. (5-4) results in
𝑉𝐶𝑟 (𝑡2 ) = −𝐿𝑟2 𝐶𝑟

𝑑2
𝑉 (𝑡 )
𝑑𝑡 2 𝐶𝑟 2

(5-6)

First, the initial capacitor voltage Vcr(0) and the initial auxiliary inductor current iLr2(0)
should be defined. Vcr(0) is assumed to be equal to Vcm, which is the maximum voltage
across the capacitor, and iLr2(0) is equal to zero in this mode, according to
𝑑
1 𝑑
1
𝑉𝐶𝑟 (𝑡2 )]𝑡=0 = − ( ) [ 𝑞𝐶𝑟 (𝑡2 )]𝑡=0 = ( ) [𝑖𝐿𝑟2 (𝑡2 )]𝑡=0
𝑑𝑡
𝐶𝑟 𝑑𝑡
𝐶𝑟

[

(5-7)

= 0
Substituting equ. (5-7) into equ. (5-6) yields
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 for 𝑇1 < 𝑡 < 𝑇2
This is equal to

(5-8)
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𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝐶𝑟 (𝑡2 ) = −𝐶𝑟

𝑑
𝑉 (𝑡 ) = 𝐶𝑟 𝑉𝑐𝑚 𝜔2 sin 𝜔2 𝑡2
𝑑𝑡 𝐶𝑟 2
=

The parameters are defined as: 𝜔2 =

𝑉𝑐𝑚
𝑍2

1
√𝐿𝑟2 𝐶𝑟

(5-9)

for 𝑇1 < 𝑡 < 𝑇2

sin 𝜔2 𝑡2

, and the characteristic impedance of the

𝐿

auxiliary circuit is 𝑍2 = √ 𝐶𝑟2 . At the end of this mode, the voltage across the resonant
𝑟

capacitor reaches zero; therefore the duration is
𝑉𝐶𝑟 (𝑡2 ) = 𝑉𝑐𝑚 cos 𝜔2 𝑡2 = 0 for 𝑡 = 𝑇2

𝜔2 𝑡2 =

𝜋
2

𝑡2 = 𝑇2 − 𝑇1 =

𝜋
2

√𝐿𝑟2 𝐶𝑟

(5-10a)

(5-10b)

As can be seen from Fig. 5.16, the maximum current through the auxiliary switch can be
determined at the end as follows:
𝑖𝐿𝑟2 (𝑡2 ) =

𝑉𝑐𝑚
𝜋 1
sin 𝜔2
𝑍2
2 𝜔2
𝑖𝐿𝑟2 (𝑡2 ) = 𝑖𝑠𝑎𝑚𝑎𝑥 =

(5-11)

𝑉𝑐𝑚
𝑍2

for 𝑡 = 𝑇2

Mode 3 is shown in Fig. 5.17, which begins when the voltage across the resonant capacitor
(VCr) is zero. During this mode, Vcr is charged to a negative voltage and Da1, Da2, and Da3
start to conduct. DT1 also starts to conduct, so circulating energy from the auxiliary circuit
is transferred to the output in this mode. The current through the auxiliary inductors
decreases and goes to zero. The currents through the main boost switches then become
negative and flow through their body diodes. As a result, all the main switches S1, S2, and
S3 can be turned off with ZCS in Mode 3.
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The auxiliary switch (Sa) has to be turned off right after turning off the main switches to
reduce the conduction losses; therefore, the ZCS conditions for both main and auxiliary
switches must be met in this mode of operation.
Applying KCL in Fig. 5.17 results in
𝑖𝐿𝑟1 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )

(5-12)

Also
𝑖𝐿𝑟2 (𝑇3 ) =

𝑉𝑐𝑚
𝑍2

(5-13)

Considering the blocking diode Da4
𝑉𝐿𝑟2 = 𝑉𝐶𝑟

(5-14)

By applying KVL in Fig. 5.17
𝑉𝐿𝑟1 = −(𝑉𝐶𝑟 + 𝑉𝑋 )

(5-15)

The auxiliary transformer primary voltage is clamped to VX = VO/N, where N=N2/N1 is the
turns ratio.
Differentiating equ. (5-12) results in
𝑑
𝑑
𝑑
𝑖𝐿𝑟1 (𝑡3 ) =
𝑖𝐿𝑟2 (𝑡3 ) + 𝑖𝐶𝑟 (𝑡3 )
𝑑𝑡
𝑑𝑡
𝑑𝑡

(5-16a)

This is equal to
𝑉𝐿𝑟1
𝑉𝐿𝑟2
𝑑2
(𝑡 ) =
(𝑡 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 )
𝐿𝑟1 3
𝐿𝑟2 3
𝑑𝑡

(5-16b)

Substituting equ. (4-15) into equ. (4-16b) yields
𝑉𝐶𝑟 + 𝑉𝑋
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1
𝐿𝑟2
𝑑𝑡
This leads to

(5-16c)
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𝑉𝑋
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟2 𝑉𝐶𝑟
𝐿𝑟1
𝑑2
(𝑡 )
(𝑡 )
(𝑡 )
+
+
+ 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟1 3 𝐿𝑟2 𝐿𝑟2 3 𝐿𝑟1
𝑑𝑡

𝑉𝐶𝑟 (𝐿𝑟1 + 𝐿𝑟2 ) + 𝑉𝑋 𝐿𝑟2
𝑑2
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝑑𝑡

This can then be simplified by defining 𝐿𝑒 =

𝐿𝑟1 𝐿𝑟2
𝐿𝑟1 +𝐿𝑟2

so that

𝑉𝑋 𝐿𝑟2
𝑉𝐶𝑟
𝑑2
(𝑡3 ) +
(𝑡3 ) + 𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) = 0
𝐿𝑟1 𝐿𝑟2
𝐿𝑒
𝑑𝑡

(5-16d)

This can then be rewritten as
𝑉𝐶𝑟
𝑑2
𝑉𝑋 𝐿𝑟2
(𝑡3 ) = −𝐶𝑟 2 𝑉𝐶𝑟 (𝑡3 ) −
(𝑡 )
𝐿𝑒𝑞
𝑑𝑡
𝐿𝑟1 𝐿𝑟2 3
The above-mentioned parameters are defined as
𝜔1 =

1
√𝐿𝑟1 𝐶𝑟

𝜔𝑒 =

1
√𝐿𝑒 𝐶𝑟

𝑍1 = √

𝐿𝑟1
𝐶𝑟

𝑍𝑒 = √

𝐿𝑒 =

𝐿𝑟𝑒
𝐶𝑟

𝐿𝑟1 ∗ 𝐿𝑟2
𝐿𝑟1 + 𝐿𝑟2

(5-16e)
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(𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 ))
𝑉𝐶𝑟 (𝑡3) =
−
𝑤𝑒 2
𝑍2

(5-17)

Applying KVL to Fig. 5.17 results in
𝑉𝐿𝑟1 (𝑡3 ) = − 𝑉𝐶𝑟 (𝑡3 ) − 𝑉𝑋 = −𝑉𝐿𝑟2 (𝑡3 ) − 𝑉𝑋

(5-18)

Integrating this equation yields

𝑖𝐿𝑟1 (𝑡3 ) =

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟1

sin(𝑤𝑒 𝑡3 )

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

+

𝑤𝑒

𝐿𝑟1 2

(5-19)

)

−

𝑉𝑋 𝑡3
𝐿𝑟1

Applying KVL in Fig. 5.17 yields
𝑑
𝑖 (𝑡 )
𝑑𝑡 𝐿𝑟2 3

(5-20)

𝑉𝐶𝑟
𝑑𝑖𝐿𝑟2 (𝑡3 ) = (
(𝑡 )) 𝑑𝑡
𝐿𝑟2 3

(5-21)

𝑉𝐶𝑟 (𝑡3 ) = 𝐿𝑟2
This results in

which then leads to

𝑖𝐿𝑟2 (𝑡3 ) =

𝑉𝑐𝑚
𝑍2

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

−(

𝑍2 𝐿𝑟2

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

)

(5-22)

In this section, the generalized equations showing the soft switching of the main and
auxiliary switches of the N-port boost converter with the proposed ZCS auxiliary circuit
are derived. The N-port configuration is shown in Fig. 5.22. As can be seen, the auxiliary
ZCS cell can be implemented in an N-port boost converter.
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Fig. 5.22. Proposed N-port ZCS converter
During this mode of operation, the current through the main boost switches should go to
zero or negative in order to meet the ZCS conditions. The direction of current through them
is changed and current flows through their body diodes.
prerequisite of ZCS of IS1 ∶

𝑖𝑖𝑛1 (𝑡3 ) − 𝑖𝐿𝑟1 (𝑡3 ) ≤ 0

(5-20a)

prerequisite of ZCS of IS2 ∶

𝑖𝑖𝑛2 (𝑡3 ) − 𝑖𝐿𝑟1 (𝑡3) ≤ 0

(5-20b)

prerequisite of ZCS of IS3 ∶

𝑖𝑖𝑛3 (𝑡3 ) − 𝑖𝐿𝑟1 (𝑡3 ) ≤ 0

(5-20c)
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If all the switches need to be turned off at the same time, then
(𝑖𝑖𝑛3 (𝑡3 ) + 𝑖𝑖𝑛3 (𝑡3 ) + 𝑖𝑖𝑛3 (𝑡3 )) − 𝑖𝐿𝑟1 (𝑡3 ) ≤ 0

𝑖𝑆1 𝑡𝑜 𝑆𝑛 = (∑𝑛𝑗=1 𝐼𝑗 (𝑡3 )) − (
sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟1

(𝑉𝑋 𝐿𝑒 )(𝑡3 −

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))
𝑍2 𝐿𝑟1

−

𝑉𝑋 𝑡3
𝐿𝑟1

(5-21)

(5-22)

+

)≤0

Applying KCL in Fig. 5.17 results in
𝐼𝑆𝑎 (𝑡3 ) = 𝑖𝐿𝑟2 (𝑡3 )

(5-23)

As a result, ZCS condition is met for the auxiliary switch if
prerequisite of ZCS of ISa ∶

𝐼𝑆𝑎 (𝑡) = 𝑖𝐿𝑟2 (𝑡) ≤ 0

(5-24)

which is equal to

𝑖𝑆𝑎 (𝑡3 ) =

𝑉𝑐𝑚
𝑍2

(𝑉𝐶𝑚 𝐿𝑒 )(1−cos(𝑤𝑒 𝑡3 ))

−(

𝑍2 𝐿𝑟2

+

sin(𝑤𝑒 𝑡3 )
)
𝑤𝑒
2
𝐿𝑟2 𝑤𝑒

(𝑉𝑋 𝑤1 2 )(𝑡3 −

(5-25)

)≤0

VLr1 is derived as:
𝑉𝐿𝑟1 (𝑡3 ) =

(𝑉𝐶𝑚 𝑍𝑒 )(sin(𝑤𝑒 𝑡3 )) (𝑉𝑋 𝑤1 2 )(cos(𝑤𝑒 𝑡3 ) − 1)
−
− 𝑉𝑋
𝑍2
𝑤𝑒 2

(5-26)

VLr1 reaches its maximum at the end of this mode; therefore the duration can be expressed
as

log

𝑡3 = −

(

2
2
𝑉 𝐿
𝑉
𝑉 𝐿
𝑉 𝐿
𝑉
√( 𝑋 𝑒 − 𝑋 )𝑗+((𝑉𝑐𝑚 𝐿𝑒 )2 𝑤𝑒 2 +( 𝑋 𝑒 ) −( 𝑋 𝑒 − 𝑋 ) )
2
2
2
𝐿
𝑍
𝐿
𝐿
𝑟1
2 𝑟1
𝑟1
𝐿𝑟1
𝐿𝑟1
𝐿𝑟1
𝑉𝑋 𝐿𝑒 𝑉𝑐𝑚 𝐿𝑒
𝑗−
𝑤
𝑍2 𝐿𝑟1 𝑒
𝐿𝑟1 2

𝑤𝑒

(5-27)
𝑗
)
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By adding t2 and t3, the entire time that the auxiliary switch needs to operate can be
determined to be
𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒 = 𝑡2 + 𝑡3

(5-28)

which is equal to

𝑡𝑖𝑠𝑎−𝑜𝑛 𝑡𝑖𝑚𝑒

𝑉 𝑤 2𝑍
𝜋 − 𝑡𝑎𝑛−1 ( 𝑐𝑚 𝑒2 𝑒 )
𝑉𝑋 𝑤1 𝑍2
= 2(
)
𝑤𝑒

(5-29)

Since deriving the equations and design procedure of this topology can be done in a similar
way as the topology that was introduced in Chapter 3, they are not repeated here and only
the final key equations related to the soft switching were provided.
By following the design procedure that was introduced in Chapter 3, the following
auxiliary components are selected for a 1000 Watt multi-port boost converter that has Vin1=
Vin2 =90 V, Vin3 =144 V and Vo=200 V. Lr1, Lr2, Cr, and Ta, are selected as: 4 μH, 3.8 μH,
9 nF, and 1:3 respectively. Substituting these parameters in equ (5-29) results in taux = 0.9
ns.

5.5 Converter Features
The main features of the proposed multiport converter are as follows:
a) The auxiliary circuit can be deactivated when the converter is operating under
light-load conditions, unlike most ZCS methods, where the auxiliary circuit
must always be in operation, regardless of the load. This leads to an
improvement in light-load efficiency as no auxiliary circuit means no auxiliary
circuit losses under operation conditions where ZCS is unnecessary. This can
be done as there are no auxiliary circuit components in the main power circuit.
b) As a result, when this converter is implemented in a HDER to meet the load
requirements in a nanogrid, more kWh and money can be saved. The reason is
that when the load of a residential house is very low, the proposed converter
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can operate with hard-switching, while during normal loads the converter
operates with soft-switching.
c) This converter is suitable for an HDER system as it operates with ZCS in boost
modes in all 10 of the different topologies demonstrated in Table. 5.1, whenever
soft-switching is needed.
d) There is only one active auxiliary circuit for all main boost switches instead of
each main boost switch needing its own active auxiliary circuit to help it turn
off with ZCS. This leads to a less expensive converter, so the initial cost of
implementing an HDER in a nanogrid is reduced.
e) All the main boost switches can be turned off together, so the auxiliary switch
only needs to operate one time in each period. Therefore, the conduction losses
are reduced.
f) The main switch does not have increased peak and RMS current stresses, as is
the case with resonant type ZCS auxiliary circuits, because no current from the
auxiliary circuit flows into the main circuit.
g) None of the auxiliary circuit components are in the main power path, so they
only handle a fraction of the current that the main circuit components handle.
h) The auxiliary circuit only needs to be operational for a very short amount of
time, typically around 0.9 µs.
i) Since the auxiliary transformer is not in series with the auxiliary switch, the
maximum voltage of the resonant capacitor increases which leads to faster soft
switching for all main switches S1, S2, and S3. In addition, since the converter
operates in DCM, there is no reverse recovery current for the main diodes,
therefore Lr1 does not need to be chosen high enough to eliminate it. As a result,
small Lr2 can be chosen which decreases the operating time of the auxiliary
switch.

5.6 Experimental Results
The feasibility of the proposed DC-DC multiport ZCS-PWM boost converter was
confirmed with results obtained from an experimental prototype with the following
specifications:
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Output Voltage: V0 = 200 Volts DC
Output Power: P0= 1000 Watts
Input Voltage 1: Vin1= 90 Volts DC
Input Voltage 2: Vin2= 90 Volts DC
Input Voltage 3: Vin3= 144 Volts DC
1

Switching Frequency for main switches: 𝑓𝑆 = 𝑇 = 50 kHz.
𝑆

1

Switching Frequency for auxiliary switch: 𝑓𝑆𝑎 = 𝑇 = 50 kHz.
𝑆

The following components were used for the laboratory prototype:
•

Input Inductances L1,2,3: 130 µ𝐻

•

Main Boost Diodes D1,2,3: LQA06T300

•

Main Switches S1,2,3: FGAF40N60UFD

•

Output Capacitor: 2X560µF 3316(M)

•

Auxiliary Switch Sa: FGAF40N60UFD

•

Auxiliary Diodes Da 1,2,3: STTH20RD4

•

Auxiliary Diode Da 4: SF3003PT

•

Resonant Inductor Lr1: 4 µ𝐻

•

Resonant Inductor Lr2: 3.8 µ𝐻

•

Resonant Capacitor Cr: 9 nF

A prototype of the proposed converter was built with the following specifications: 2 DC
sources with voltages of 90 V and a third source with 144 V were used to demonstrate the
PEMFC, PV, and battery respectively. The DC bus voltage was 200 V, fsw = 50 kHz, and
Po,max = 1 kW. Experimental results are shown in Figs. 5.23- 5.25.
Experimental results when all the three sources supply the load together are shown in this
section. Fig. 5.23 shows typical current and gating signal waveforms for main switches S1
and S2, which represent the two DC sources. As can be seen, they can be turned on and off

193

with ZCS, without a current tail, because the current through the switch goes to zero before
turning it off.
The same waveforms are shown in Fig. 5.24 for the main switch S3 and it can be seen that
it turns on and off with ZCS as well. It should be mentioned that the output voltage of DC
Source 3 (battery) is higher than that of DC Source 1 (PV) and DC Source 2 (FC), so the
duty cycle of S3 is less than that of S1 and S2 to turn all the switches off together.
Fig. 5.25 shows the auxiliary switch waveforms and it can be seen that the auxiliary switch
needs to operate for just 1 µs and it does so with ZCS. The 1µs on-time is much less than
that of the auxiliary switch on-time in other multiport boost converters with single auxiliary
circuits, so it can operate with less current stress than them. As a result, the proposed multimodule converter can operate with just one auxiliary circuit with heavier loads than other
converters. As discussed in the converter features, when the input power is low, the
proposed converter’s auxiliary circuit can be disengaged and operate with hard switching
to improve the efficiency for the entire load range.
Fig. 5.26 shows efficiency curves of the proposed ZCS-PWM multi-port converter and a
conventional hard switching PWM multi-port converter. Both converters were
implemented on the same prototype, one with the auxiliary circuit and one without. As can
be seen, preliminary efficiency measurements show a maximum proposed converter
efficiency above 96%, and an improvement in light-power efficiency of 5% when the
auxiliary circuit is disengaged.
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IS-DC Source 1,2
GS-DC Source 1,2

ZCS – Turn on

ZCS – Turn off

IS1,2: 5 A/div, t= 1 µs/div
Fig. 5.23. ZCS for main switches S1 and S2
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GS-DC Source 3

IS-DC Source 3

ZCS – Turn on

ZCS – Turn off

IS3: 5 A/div, t= 1 µs/div
Fig. 5.24. ZCS for main switch S3
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ISa
GSa

ZCS – Turn on

ZCS – Turn off

ISa: 10 A/div, t= 0.5 µs/div
Fig. 5.25. ZCS for auxiliary switch Sa
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Hard-Switching
Soft-Switching of the proposed converter
Proposed Method
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Fig. 5.26. Comparative of efficiency graphs between soft-switching and hardswitching for different output loads.

198

5.7 Conclusion
A novel DC-DC multi-port ZCS-PWM converter that improves the energy efficiency of a
DC nanogrid is proposed in this chapter. Advantages of this converter include: just one
active auxiliary circuit that is used to perform ZCS, no additional voltage or current stresses
on the main switches, the auxiliary switch operates for a very short amount of time and
once each cycle to perform ZCS for all the switches simultaneously, and the auxiliary
switch can be deactivated from the main power circuit at any time to improve the efficiency
during light loads. Different configurations were discussed and one of the modes of
operations were shown. The equations were derived, and the feasibility of the converter
was confirmed with results obtained from an experimental prototype.
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6

Conclusion

6.1 Introduction
In this chapter, the contents of the thesis are summarized, the conclusions that have been
reached as a result of the work done in the thesis for a variety of novel ZCS PWM
topologies are presented, and the main contributions of the thesis to the field of power
electronics are stated. At the end, the suggestions for future work are given.

6.2 Summary
Addressing issues related to the soft switching of the AC-DC and DC-DC converters has
been the main focus of this thesis. Pulse width modulation (PWM) converters that consist
of two or more interleaved boost/buck converter modules are used widely in industry. Softswitching methods for these converters can either be zero-voltage switching (ZVS) if they
are implemented with MOSFETs or zero-current switching (ZCS) if implemented with
IGBTs. The focus of the thesis has been on ZCS methods for IGBT converters. Most
methods use an auxiliary circuit that is activated whenever a main converter switch is about
to be turned off, gradually diverting current away from the switch so that it can turn off
with ZCS. ZCS is beneficial for IGBTs as it eliminates the current tail that would otherwise
exist when turning it off. This current tail overlaps with the switch voltage and causes
significant turn-off losses.
In literatures, most converters use an auxiliary circuit that is activated whenever a main
converter switch is about to be turned off, gradually diverting current away from the switch
so that it can turn off with ZCS. ZCS-PWM converters that use an auxiliary circuit to help
a main converter switch turn-off with ZCS are generally less efficient than hard-switching
converters at light loads. The main reason for this is that the auxiliary circuit losses
dominate when the converter is operating under these conditions. Auxiliary circuit losses
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include the turning on and off of the auxiliary switch and additional conduction losses.
ZCS-PWM converters achieve their improved efficiency over hard-switching converters at
heavier loads when the switching losses of the main switch are eliminated. These switching
losses - especially the IGBT current tail losses - are greater than the auxiliary circuit losses.
Ideally, the auxiliary circuit used to achieve ZCS operation in a ZCS-PWM converter
should be engaged only when the converter is operating with heavier loads and not when
the converter is operating with lighter loads.
The proposed novel converters in this thesis have the ability to operate in such a manner
and would ensure the optimal efficiency profile over the entire load range. Since the
auxiliary switch only needs to operate for a short period of time, the conduction losses are
low, and the converters can be used for heavier loads.
In this thesis, the operation of the novel interleaved boost, buck, and multiport converters
were discussed. The proof-of-concept prototypes have been built based on the given
mathematical equations and design criteria to validate the feasibility of the proposed
converters.
The content of the thesis can be summarized as follow:
In Chapter 1, the need for applying soft switching methods such as ZVS and ZCS were
discussed. Then, a ZCS technique which is widely used for IGBTs was explained in detail.
Afterward, what other authors proposed in this area for boost, buck, and multiport
converters were reviewed and their drawbacks were stated. Finally, the thesis objectives,
which are proposing novel ZCS PWM boost, buck, and multiport converters that do not
have the previously stated drawbacks, were stated.
In Chapter 2, a novel AC-DC interleaved ZCS PWM boost converter was proposed. The
main advantage of the proposed converter over the other topologies, which is having a
single auxiliary switch to perform ZCS for all the switches, was explained. Then modes of
operation showing its operation were discussed. The features of the novel converter were
stated. Mathematical equations of the proposed converter were derived, and design curves
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were drawn which were used to select the components. Experimental results from the
proof-of-concept prototype show the feasibility of the converter.
In Chapter 3, an AC-DC interleaved ZCS PWM boost converter with reduced auxiliary
switch RMS current stress was proposed. This converter has an auxiliary transformer to
reduce the operation time of the auxiliary switch and reduce its maximum voltage. Also,
the auxiliary transformer can transfer some part of the circulating current to the output to
improve the efficiency. The proposed converter has only one auxiliary switch to perform
ZCS for all switches and can be disengaged at light loads to improve the efficiency. In this
chapter, the operation of the proposed converter was explained in detail, and mathematical
equations were derived in steady-state. Based on the equations, the design curves were
achieved by MATLAB simulations. The main features of the novel converter were stated.
The loss analysis was performed. The proof of concept was presented by experimental
results and was compared with other literatures to demonstrate its superiority.
In Chapter 4, a novel ZCS PWM buck converter with improved efficiency for the entire
load range to be used in stand-alone wind power system was proposed. The auxiliary circuit
is similar to that of in Chapter 3, meaning it had only one auxiliary circuit which can be
disengaged at light loads. The modes of operation were shown. The key equations
regarding the soft switching of all switches were derived. The main features of the
converter were stated. Then the experimental results, obtained from a prototype,
demonstrated the validity of the auxiliary circuit. In order to prove the feasibility of the
converter in a power system, a small wind turbine was simulated with HOMER software.
Based on the simulation results, the energy that can be saved by using the novel proposed
converter for the entire load range in a case study in Ontario, Canada was calculated. The
energy saving showed the superiority of the proposed converter for the entire load range in
a wind turbine system.
In Chapter 5, improvement of DC nanogrid energy with a new ZCS PWM multi-port
converter was presented. All 10 different configurations that this converter can be used for
were shown. The auxiliary circuit of this topology is similar to that of in Chapter 3, meaning
that it has a single auxiliary circuit to perform ZCS for all the main switches and the
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auxiliary switch itself and can be disengaged at light loads. The modes of operation for the
worse-case scenario when all the main switches need to be turned off at the same time were
explained in detail. The key mathematical equations related to the soft switching of all the
main and auxiliary switches were derived. Finally, the experimental results were obtained
from a proof-of-concept prototype to show the feasibility and superiority of the proposed
multiport converter.

6.3 Conclusion
Based on the work that has been done in this thesis, the following key conclusions can be
made:
•

It is possible to implement a multi-module, interleaved ZCS-PWM converter for
boost, buck, and multiport applications converters with just one auxiliary circuit for
the overall converter instead of an auxiliary circuit for each module. This can be
done with the converter proposed in this thesis due to the novel way in which the
auxiliary circuit components are implemented.

•

A significant savings in power losses can be achieved if the auxiliary circuit of a
ZCS-PWM converter can be disengaged at light loads. This is due to the fact that
the auxiliary circuit creates losses over the entire load range that become dominant
under light-load operation. Not activating the auxiliary circuit when the converter
is operating with light loads results in the elimination of auxiliary circuit losses and
thus improved light-load efficiency.

•

It is possible to use an auxiliary inductor in series with the auxiliary switch to turn
it on with ZCS because inductor limits the rise of current that starts to flow through
it when it is turned on.

•

It is possible to connect the auxiliary circuit to the main converter in a way that if
desired, not operating the auxiliary switch stopes the resonance between the
auxiliary capacitor and inductors results in reverse biased of the auxiliary diodes
which means that the entire auxiliary circuit can be disengaged. This is unlike many
ZCS-PWM converters that require the auxiliary circuit to be used even under light-
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load conditions where it is actually detrimental because there are components in the
main part of the circuit. This helps improve light-load efficiency.
•

In Chapter 3, an interleaved ZCS-PWM converter with a single auxiliary circuit
containing a transformer was proposed. Based on the steady-state analysis that was
performed, it was determined that the auxiliary transformer turns ratio N is a critical
parameter in the design of the auxiliary circuit if N is too low, then ZCS becomes
less likely for the main switches; if N is too high, then the auxiliary switch will not
operate with ZCS. As a result, the value of N is constrained to a range of values so
that all converter switches can operate with ZCS. Regardless of the value of N,
significant reduction in auxiliary component voltage stress can be achieved with
the auxiliary transformer.

•

A small wind energy conversion system with a buck-type converter interface needs
to operate with a wide variety of loads as opposed to operating within a limited load
range. This conclusion was reached by analyzing real time date obtained from a
small wind turbine in Chatham, Ontario, by using HOMER software, which can
translate real data into data that can be used in wind turbine models. This confirms
the need of a power electronic converter interface that can operate with improved
light-load and heavy-load efficiency as opposed to operate with improved heavyload efficiency at the cost of reduced light-load efficiency.

•

It is possible to implement a ZCS-PWM boost multiport converter with various DC
sources if the converter is operated with a proper gating signal sequence. If the
module that is connected to the highest DC voltage is turned on later in the
switching cycle then any issues related to differences in the input voltage such as
circulating current can be avoided.

6.4 Contributions
The most significant contributions of this thesis to the power electronics literatures are as
follows:
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•

A novel AC-DC multi-module interleaved ZCS-PWM boost converter that has a single
auxiliary circuit that can be disengaged at light loads to improve the overall efficiency
was proposed. This converter is unlike previously proposed converter that do not allow
the auxiliary circuit to be disengaged at light loads.

•

An AC-DC interleaved ZCS-PWM boost converter with reduced auxiliary switch RMS
current stress was proposed. The reduction in stress was achieved by the novel
implementation of a transformer in the auxiliary circuit that allowed the converter to
have additional advantageous features, one of these being a reduction in voltage stress
as well. Since the current and voltage stress of the auxiliary circuit components are
lower than what is found in other previously proposed auxiliary circuits, the auxiliary
circuit can be operated at higher power levels that what has been previously reported
in the literature. As a result, the proposed interleaved converter can operate with just a
single auxiliary circuit can operate at higher power levels that other similar type
interleaved converters that have just one auxiliary circuit.

•

The technology proposed in Chapters 2 and 3 can be implemented in buck and
multiport converters and is not limited to just for boost converters. This is often not the
case for other ZCS-PWM converters, which are suitable only as boost converters or as
buck converters.

•

An AC-DC two-module ZCS-PWM interleaved buck converter was proposed to
improve the entire load range efficiency of a standalone wind power system. Real time
information of a small wind turbine in Chatham Ontario was acquired by using
HOMER software to demonstrate how frequently the wind turbine operates at light
loads. The energy savings that can be achieved by using the proposed converter was
confirmed by calculating the kWh energy that can be saved by operating it with softswitching at normal loads and hard-switching at light loads. To the best of the author’s
knowledge, this is the first time that the operation of a PWM converter was correlated
with real time information from a wind turbine to determine the cost that can be saved
by improving the efficiency of the power electronics in a wind energy conversion
system.

•

A DC-DC multiport ZCS-PWM converter was proposed to improve the entire load
range performance of a DC nanogrid system. It was shown that the proposed converter

205

can operate in different configurations with soft-switching and that it is an attractive
solution as a power electronic interface in DC nanogrid.
•

The steady-state characteristics of all the power converters that were proposed in this
thesis were determined as a result of extensive mathematical analysis. With these
characteristics, design procedures that can be used by others were established and
confirmed with results obtained from experimental prototypes.

6.5 Future Work
The following are suggestions for future work that can be performed, based on the work
done in this thesis:
• The auxiliary circuits that have been proposed in this thesis were for various industrial
applications such as for AC-DC converters and as interfaces for renewable energy
systems powered by solar and wind. Work can be done to investigate the use of the
technology proposed in this thesis for other applications or for similar applications under
different operating conditions. For example, the energy analysis that was performed in
Chapter 4 was done for a particular set of operating conditions. Work can be done to see
the results of an energy analysis under different operating conditions.
• In this thesis, it has been suggested to use 30-40 % of the rated power as the crossover
point between soft-switching and hard-switching. A closed loop controller can be
developed to disengage the auxiliary switch when it operates with less than 30 % of the
rated power, using information obtained from some sort of sensing mechanism.
• The current flowing in an AC-DC converter during a line cycle varies as there is less
current in the converter when the input AC voltage is near a zero-crossing than when it
is near its peak. Work can be done to operate the proposed AC-DC converter in Chapter
3 with the auxiliary circuit engaged only during parts of the line cycle when the input
AC voltage is at its peak. This would reduce losses that are created by the auxiliary
circuit during the zero-crossings of the input AC voltage. It should be noted that this type
of switching is different than what has been proposed in this thesis, which is the engage
or disengage the auxiliary circuit based on load conditions.
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• AC-DC converters are generally used as the front-end converter in two-stage AC-DC
converters where the first stage is the AC-DC converter stage and the second stage is a
DC-DC converter stage that converts the DC output of the first stage into the DC output
that is required by an isolated load. The second DC-DC stage is typically implemented
with a DC-DC full-bridge converter for higher power applications. Work can be done to
implement the first stage of a two-stage AC-DC converter by using the technology
proposed in this thesis and designing the auxiliary circuit transformer to send energy
directly to the output instead of through a second converter stage. If this can be done,
this would save energy as some of the energy from the input source would only need to
be processed once instead of twice.
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Appendices
Appendix A: MATLAB program which used to generate Fig. 2.10.
IL1=9.6;

vo=400;

cr=4:24;

le= 2220;

ze=sqrt(le./cr); vcrmax=(IL1*ze)+vo;
plot(cr,vcrmax)

Appendix B: MATLAB program which used to generate Fig. 2.11.
z=10:24;

ip=400./z;

plot(z,ip)

Appendix C: MATLAB program which used to generate Fig. 2.12.
lr11=0.000005; lr21=0.000004; lr22=0.00000425; lr23=0.0000045; lr24=0.00000475;
lr25=0.000005; lr26=0.00000525; cr=0.000000012;
z1=sqrt(lr21/cr);le1=lr11*lr21/(lr11+lr21);
we1=sqrt(1/(le1*cr));

z2=sqrt(lr22/cr);

le2=lr11*lr22/(lr11+lr22);

we2=sqrt(1/(le2*cr));

z3=sqrt(lr23/cr);

le3=lr11*lr23/(lr11+lr23);

we3=sqrt(1/(le3*cr));

z4=sqrt(lr24/cr); le4=lr11*lr24/(lr11+lr24);

we4=sqrt(1/(le4*cr));

z5=sqrt(lr25/cr); le5=lr11*lr25/(lr11+lr25);

we5=sqrt(1/(le5*cr));

z6=sqrt(lr26/cr); le6=lr11*lr26/(lr11+lr26);

we6=sqrt(1/(le6*cr));

t=0:0.000000001:0.0000007;

I11=18-(400/z1)*(le1/lr11)*(1-cos(we1*t)); I12=18-(400/z2)*(le2/lr11)*(1-cos(we2*t));
I13=18-(400/z3)*(le3/lr11)*(1-cos(we3*t)); I14=18-(400/z4)*(le4/lr11)*(1-cos(we4*t));
I15=18-(400/z5)*(le5/lr11)*(1-cos(we5*t)); I16=18-(400/z6)*(le6/lr11)*(1-cos(we6*t));
plot(t,I11,'r') hold on;

plot(t,I12,'k') hold on;

plot(t,I13,'g') hold on;

plot(t,I14,'m') hold on;

plot(t,I15,'b') hold on;

plot(t,I16,'c') grid on;
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Appendix D: MATLAB program which used to generate Fig. 2.13.
lr11=0.000005; lr21=0.000004; lr22=0.00000425; lr23=0.0000045; lr24=0.00000475;
lr25=0.000005; lr26=0.00000525; cr=0.000000012;
z1=sqrt(lr21/cr);

le1=lr11*lr21/(lr11+lr21);

we1=sqrt(1/(le1*cr));

z2=sqrt(lr22/cr);

le2=lr11*lr22/(lr11+lr22);

we2=sqrt(1/(le2*cr));

z3=sqrt(lr23/cr);

le3=lr11*lr23/(lr11+lr23);

we3=sqrt(1/(le3*cr));

z4=sqrt(lr24/cr);

le4=lr11*lr24/(lr11+lr24);

we4=sqrt(1/(le4*cr));

z5=sqrt(lr25/cr);

le5=lr11*lr25/(lr11+lr25);

we5=sqrt(1/(le5*cr));

z6=sqrt(lr26/cr);

le6=lr11*lr26/(lr11+lr26);

we6=sqrt(1/(le6*cr));

t=0:0.000000001:0.0000007;
I21=(400/z1)-(400/z1)*(le1/lr21)*(1-cos(we1*t));
I22=(400/z2)-(400/z2)*(le2/lr22)*(1-cos(we2*t));
I23=(400/z3)-(400/z3)*(le3/lr23)*(1-cos(we3*t));
I24=(400/z4)-(400/z4)*(le4/lr24)*(1-cos(we4*t));
I25=(400/z5)-(400/z5)*(le5/lr25)*(1-cos(we5*t));
I26=(400/z6)-(400/z6)*(le6/lr26)*(1-cos(we6*t));
plot(t,I21,'r') hold on;

plot(t,I22,'k') hold on;

plot(t,I23,'g') hold on;

plot(t,I24,'m') hold on;

plot(t,I25,'b') hold on;

plot(t,I26,'c')

Appendix E: MATLAB program which used to generate Fig. 2.14.
lr11=0.0000038; lr12=0.0000040; lr13=0.0000042; lr14=0.0000044; lr15=0.0000047;
lr16=0.000005; lr21=0.000004;

cr=0.000000012;

z1=sqrt(lr21/cr);

le1=lr11*lr21/(lr11+lr21);

we1=sqrt(1/(le1*cr));

z2=sqrt(lr21/cr);

le2=lr12*lr21/(lr12+lr21);

we2=sqrt(1/(le2*cr));

z3=sqrt(lr21/cr);

le3=lr13*lr21/(lr13+lr21);

we3=sqrt(1/(le3*cr));
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z4=sqrt(lr21/cr);

le4=lr14*lr21/(lr14+lr21);

we4=sqrt(1/(le4*cr));

z5=sqrt(lr21/cr);

le5=lr15*lr21/(lr15+lr21);

we5=sqrt(1/(le5*cr));

z6=sqrt(lr21/cr);

le6=lr16*lr21/(lr16+lr21);

we6=sqrt(1/(le6*cr));

t=0:0.000000001:0.0000007;
I11=18-(400/z1)*(le1/lr11)*(1-cos(we1*t)); I12=18-(400/z2)*(le2/lr12)*(1-cos(we2*t));
I13=18-(400/z3)*(le3/lr13)*(1-cos(we3*t)); I14=18-(400/z4)*(le4/lr14)*(1-cos(we4*t));
I15=18-(400/z5)*(le5/lr15)*(1-cos(we5*t)); I16=18-(400/z6)*(le6/lr16)*(1-cos(we6*t));
plot(t,I11,'r') hold on;

plot(t,I12,'k') hold on;

plot(t,I13,'g') hold on;

plot(t,I14,'m') hold on;

plot(t,I15,'b') hold on;

plot(t,I16,'c')

Appendix F: MATLAB program which used to generate Fig. 2.15.
lr11=0.0000038; lr12=0.0000040; lr13=0.0000042; lr14=0.0000044; lr15=0.0000047;
lr16=0.000005; lr21=0.000004;

cr=0.000000012;

z1=sqrt(lr21/cr);

le1=lr11*lr21/(lr11+lr21);

we1=sqrt(1/(le1*cr));

z2=sqrt(lr21/cr);

le2=lr12*lr21/(lr12+lr21);

we2=sqrt(1/(le2*cr));

z3=sqrt(lr21/cr);

le3=lr13*lr21/(lr13+lr21);

we3=sqrt(1/(le3*cr));

z4=sqrt(lr21/cr);

le4=lr14*lr21/(lr14+lr21);

we4=sqrt(1/(le4*cr));

z5=sqrt(lr21/cr);

le5=lr15*lr21/(lr15+lr21);

we5=sqrt(1/(le5*cr));

z6=sqrt(lr21/cr);

le6=lr16*lr21/(lr16+lr21);

we6=sqrt(1/(le6*cr));

t=0:0.000000001:0.0000007;
I21=(400/z1)-(400/z1)*(le1/lr21)*(1-cos(we1*t));
I22=(400/z2)-(400/z2)*(le2/lr21)*(1-cos(we2*t));
I23=(400/z3)-(400/z3)*(le3/lr21)*(1-cos(we3*t));
I24=(400/z4)-(400/z4)*(le4/lr21)*(1-cos(we4*t));
I25=(400/z5)-(400/z5)*(le5/lr21)*(1-cos(we5*t));
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I26=(400/z6)-(400/z6)*(le6/lr21)*(1-cos(we6*t));
plot(t,I21,'r') hold on;

plot(t,I22,'k') hold on;

plot(t,I23,'g') hold on;

plot(t,I24,'m') hold on;

plot(t,I25,'b') hold on;

plot(t,I26,'c')

Appendix G: MATLAB program which used to generate Figs. 3.113.18
lr1=0.000005;

lr2=0.0000049;

cr=0.000000012;

vo=400; n=5;

vx=vo/n;

vcm = 440; iin=18;
le=lr1*lr2/(lr1+lr2);
we=sqrt(1/(le*cr));

ze=sqrt(le/cr);
w1=sqrt(1/(lr1*cr));

z2=sqrt(lr2/cr);

z1=sqrt(lr1/cr);

w2=sqrt(1/(lr2*cr));

%%% Mode 2 %%%
%Initial Vcr=Vcrm , ilr2=0
t2=0:1e-9:pi/(2*w2);

t_2= pi/(2*w2);

vcr2=vcm*cos(w2.*t2);

ilr22= (vcm/z2)*sin(w2.*t2);

vcr_2=vcm*cos(w2*t_2);

ilr2_2=vcm/z2;

icr_2=-1*ilr2_2;

ism= ilr2_2;

%%% Mode 3 %%%
%Initial ilr2= vcm/z2
t_3= pi/we;
B=((we^2)*vcm*ze)/((w1^2)*vx*z2); %% Time for Mode 3 + mode 4
t_4=(2*(pi-atan(B)))/we;

%% Time for Mode 3 + mode 4

a=(vcm*le)/(z2*lr1); b=(vx*le)/lr1^2; z= ((vx*le)/lr1^2)-(vx/lr1);%% Time in which Is1
and Is2 reach to their minimum value
t_41= real(-(log((z*1i + (a^2*we^2 + b^2 - z^2)^(1/2))/(b*1i - a*we))*1i)/we); %% Time
in which Is1 and Is2 reach to their minimum value
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t41= 0:1e-9:real(-(log((z*1i + (a^2*we^2 + b^2 - z^2)^(1/2))/(b*1i - a*we))*1i)/we); %%
Time
vcr41=(((vx*(w1^2))*(cos(we*(t41))-1))/(we^2))-(ilr2_2*ze*sin(we*t41)); %% Time
is141= iin-((((vcm*le)/(z2*lr1))*(1-cos(we*t41)))+ (((vx*le)/(lr1^2))*(t41((sin(we*t41))/we)))- ((vx*t41)/lr1));%% Time
ilr141= ((((vcm*le)/(z2*lr1))*(1-cos(we*t41)))+ (((vx*le)/(lr1^2))*(t41((sin(we*t41))/we)))- ((vx*t41)/lr1));
ilr241= (vcm/z2)-(((vcm*le)/(z2*lr2))*(1-cos(we*t41)))(((vx*(w1^2))/((we^2)*lr2))*(t41-((sin(we*t41))/we)));
isa41= (vcm/z2)-(((vcm*le)/(z2*lr2))*(1-cos(we*t41)))(((vx*(w1^2))/((we^2)*lr2))*(t41-((sin(we*t41))/we)));
vlr141=-vcr41-vx;
ilr2_41= (vcm/z2)-(((vcm*le)/(z2*lr2))*(1-cos(we*t_41)))(((vx*(w1^2))/((we^2)*lr2))*(t_41-((sin(we*t_41))/we)));
isa_41= (vcm/z2)-(((vcm*le)/(z2*lr2))*(1-cos(we*t_41)))(((vx*(w1^2))/((we^2)*lr2))*(t_41-((sin(we*t_41))/we)));
ilr1_41= ((((vcm*le)/(z2*lr1))*(1-cos(we*t_41)))+ (((vx*le)/(lr1^2))*(t_41((sin(we*t_41))/we)))- ((vx*t_41)/lr1));
is1_41= iin-((((vcm*le)/(z2*lr1))*(1-cos(we*t_41)))+ (((vx*le)/(lr1^2))*(t_41((sin(we*t_41))/we)))- ((vx*t_41)/lr1));
vcr_41=(((vx*(w1^2))*(cos(we*(t_41))-1))/(we^2))-(ilr2_2*ze*sin(we*t_41));
vlr1_41=-vcr_41-vx;
c=(vcm*le)/(z2*lr2); d=(vx*w1^2)/(we^2*lr2); %% Time in which Isa reachs to its
minimum value
t_4a= (pi + asin(d/(c*we)))/we; %% Time in which Isa reachs to its minimum value
r=(vx*w1^2)/(we); h=(vcm*ze*we)/(z2); %% Time in which Is1 reachs to zero, or Vlr1
reaches to its maximum value
t31= 0:1e-9:(2* (atan((r-sqrt(r^2+h^2))/h))+pi)/we; %% Time
t_31= (2* (atan((r-sqrt(r^2+h^2))/h))+pi)/we;
or Vlr1 reaches to its maximum value

%% Time in which Is1 reachs to zero,

vcr_31=(((vx*(w1^2))*(cos(we*(t_31))-1))/(we^2))-(ilr2_2*ze*sin(we*t_31));
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vcr31=(((vx*(w1^2))*(cos(we*(t31))-1))/(we^2))-(ilr2_2*ze*sin(we*t31));
vlr131=-(((vx*(w1^2))*(cos(we*(t31))-1))/(we^2))+(ilr2_2*ze*sin(we*t31))-vx;
ilr1_31= ((((vcm*le)/(z2*lr1))*(1-cos(we*t_31)))+ (((vx*le)/(lr1^2))*(t_31((sin(we*t_31))/we)))- ((vx*t_31)/lr1));
m=vcr_31+vx; f=ilr1_31/(cr*w1);
t_vcr0= real(-(log((vx - (- m^2 - f^2 + vx^2)^(1/2))/(m - f*1i))*1i)/w1) ;
t_4main=t_41-t_31;

t4main=0:1e-9:t_4main;

vcr4main=(vcr_31+vx)*cos(w1*t4main)+(ilr1_31/(cr*w1))*sin(w1*t4main)-vx;
vcr_4main=(vcr_31+vx)*cos(w1*t_4main)+(ilr1_31/(cr*w1))*sin(w1*t_4main)-vx;
%%% Mode 5 %%%
t_5=t_41-t_31;

t5=0:1e-9:t_5;

vcr5= (vcr_4main+vx)*cos(w1.*t5)+(ilr1_41/(cr*w1))*sin(w1.*t5)-vx;
ilr15=((-cr*w1)*(vcr_4main+vx)*sin(w1.*t5))+(ilr1_41*cos(w1.*t5));
vlr15=-vcr5-vx;
vcr_5= ((vcr_4main+vx)*cos(w1*t_5))+((ilr1_41/(cr*w1))*sin(w1*t_5))-vx;
ilr1_5=((-cr*w1)*(vcr_4main+vx)*sin(w1*t_5))+(ilr1_41*cos(w1*t_5));
vlr1_5=-vcr_5-vx;
%%% Mode 6 %%%
% t_6=(1/w1)*(acot((w1*cr/ilr1_5)*(vcr_5+vx-vo)));\
g=-(w1*cr)*(vcr_5+vx-vo); k=-ilr1_5;
t_6=(atan(k/g)+pi)/w1;

t6=0:1e-9:t_6;

vcr6=(vcr_5+vx-vo)*cos(w1*t6)+(ilr1_5/(cr*w1))*sin(w1*t6)-vx+vo;
ilr16= (-cr*w1)*(vcr_5+vx-vo)*sin(w1*t6)+ilr1_5*cos(w1*t6);
vcr_6=((vcr_5+vx-vo)*cos(w1*t_6))+((ilr1_5/(cr*w1))*sin(w1*t_6))-vx+vo
ilr1_6= (-cr*w1)*(vcr_5+vx-vo)*sin(w1*t_6)+ilr1_5*cos(w1*t_6);
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% t5=(((pi/we)+(pi/(2*w2)))+(pi/we)-((1/we)*acos(1-((iin*z2*lr1)/(vcm*le))))):1e9:((((pi/we)+(pi/(2*w2)))+(pi/we)-((1/we)*acos(1((iin*z2*lr1)/(vcm*le)))))+(1/w1)*(acot(((vcr_4*w1)-(399*w1))/(ilr_4/cr))));
% t_5=(1/w1)*(acot(((vcr_4*w1)-(399*w1))/(ilr_4/cr)));
% vcr5=(400*(1-cos(w1.*t5)))+(vcr_4*cos(w1.*t5))+((ilr_4/(cr*w1))*sin(w1.*t5));
% vcr_5=(400*(1-cos(w1*t_5)))+(vcr_4*cos(w1*t_5))+((ilr_4/(cr*w1))*sin(w1*t_5))
%%%%In order to have zcs for main and auxiliary switches, the following conditions
should be satisfied respectively:
%%%% (pi/we)-((1/we)*acos(1-((iin*z2*lr1)/(vcm*le))))>0;
%%%% (pi/we)-((1/we)*acos(1-(lr2/le))) >0
% T1=(pi/we)-((1/we)*acos(1-((iin*z2*lr1)/(vcr_5*le))));
% Ta=(pi/we)-((1/we)*acos(1-(lr2/le)));
% is1=iin-((vcr_5/z2)*(le/lr1)*(1-cos(we*t_3)));
% isa=(vcr_5/z2)-((vcr_5/z2)*(le/lr2)*(1-cos(we*t_3)));
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